Custom IC Design

Latest Posts

Discussion

Two Environment Setup Issues

Category: Custom IC Design

By Kevin Buck

$usertype
•
updated over 4 years ago by Kevin Buck

10 replies • 13957 views
Discussion

Simulation of voltage doubler

Category: Custom IC Design

By akmo

$usertype
•
updated over 4 years ago by John kaka

2 replies • 15108 views
Discussion

Overriding specifications with VAR("...") expressions

Category: Custom IC Design

By rod1

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 1216 views
Discussion

Can liberate use an encrypted hspice model?

Category: Custom IC Design

By sherryshe

$usertype
•
updated over 4 years ago by sherryshe

9 replies • 13571 views
Discussion

[SOI device]How to deal with the backgate pin (VBGP & VBGN) settings of devices with 5 terminals while running liberate?

Category: Custom IC Design

By sherryshe

$usertype
•
started over 4 years ago

0 replies • 1324 views
Discussion

It's the same problem as the person above. Please tell me the solution

Category: Custom IC Design

By chanho

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 689 views
Discussion

Transient simulation - adding noise after steady state

Category: Custom IC Design

By jehh

$usertype
•
updated over 4 years ago by Andrew Beckett

5 replies • 4437 views
Discussion

SnP Files extracted from PSP simulation

Category: Custom IC Design

By HuyDo

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 12555 views
Discussion

SpectreRF pnoise simulation: sampled output noise of a chopping amplifer

Category: Custom IC Design

By SpiceMonkey

$usertype
•
updated over 4 years ago by SpiceMonkey

3 replies • 11655 views
Discussion

Virtuoso Layout delete vertices

Category: Custom IC Design

By CSCNalu

$usertype
•
updated over 4 years ago by CSCNalu

1 replies • 10147 views
Discussion

leafValue data type processing in Cadence Virtuoso

Category: Custom IC Design

By Senan

$usertype
•
updated over 4 years ago by Senan

7 replies • 16628 views
Discussion

PVS Extraction Issue - Not finding PVS or QRC tab in Virtuoso Layout to do parasitic extraction

Category: Custom IC Design

By vaishakprathap

$usertype
•
updated over 4 years ago by Andrew Beckett

13 replies • 9256 views
Discussion

Package Library download issue

Category: Custom IC Design

By Ali Shah

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 10123 views
Discussion

.cdsinit setting to open assembler/explorer, by default, on a new window

Category: Custom IC Design

By Aldo2

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 1946 views
Discussion

paralleled inductors in cadence virtuoso

Category: Custom IC Design

By zuiying

$usertype
•
updated over 4 years ago by zuiying

6 replies • 15310 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.