Custom IC Design

Latest Posts

Discussion

SKILL code to get user input from the CIW

Category: Custom IC Design

By thomas1000

$usertype
•
updated over 11 years ago by thomas1000

9 replies • 21063 views
Discussion

UltraSim: biaschk like function

Category: Custom IC Design

By Ankumar15

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13552 views
Discussion

Way to plot different virtuoso calculator functions depending on simulation time?

Category: Custom IC Design

By Andy Stewart

$usertype
•
updated over 11 years ago by Andy Stewart

2 replies • 15905 views
Discussion

Calculating IC parameters using layout dimensions.

Category: Custom IC Design

By ChelseaFC

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13685 views
Discussion

Virtuoso mark net LPP control

Category: Custom IC Design

By Steve Mikes

$usertype
•
updated over 11 years ago by Steve Mikes

2 replies • 14222 views
Discussion

Ultrasim Verilog simulation with ncvlog

Category: Custom IC Design

By Bardia B

$usertype
•
updated over 11 years ago by Bardia B

5 replies • 15502 views
Discussion

VIVA XL bindkey in IC616

Category: Custom IC Design

By Steve Mikes

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13045 views
Discussion

mixed-signal AMS simulation error

Category: Custom IC Design

By apple419

$usertype
•
updated over 11 years ago by apple419

1 replies • 13481 views
Discussion

Test Bench for Dual I/P Dual O/P folded differential OPAMP

Category: Custom IC Design

By ksnf3000

$usertype
•
updated over 11 years ago by vnaren

1 replies • 1601 views
Discussion

AC analysis

Category: Custom IC Design

By kapiljainwal

$usertype
•
updated over 11 years ago by vnaren

2 replies • 13443 views
Discussion

Error when trying to add stimuli in virtuoso

Category: Custom IC Design

By madhanmo

$usertype
•
updated over 11 years ago by tempVar

2 replies • 13738 views
Discussion

DC Temperature sweep at an offset

Category: Custom IC Design

By Flyyn Rider

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 14420 views
Discussion

MC simulations yield errors for all plots except one

Category: Custom IC Design

By Flyyn Rider

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13252 views
Discussion

Writing out .lib & lef from virtuoso

Category: Custom IC Design

By Shameel

$usertype
•
updated over 11 years ago by Alex Soyer

5 replies • 5657 views
Discussion

schematic editor question: tie two global signals together

Category: Custom IC Design

By apple419

$usertype
•
updated over 11 years ago by apple419

4 replies • 17083 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.