Custom IC Design

Latest Posts

Discussion

Need workaround for duplicate veriloga module name issue

Category: Custom IC Design

By JKupanna

$usertype
•
updated over 12 years ago by JKupanna

2 replies • 15272 views
Discussion

where to insert an additional transistor level circuit in digital flow?

Category: Custom IC Design

By Shiny

$usertype
•
updated over 12 years ago by Quek

1 replies • 13242 views
Discussion

IO placement

Category: Custom IC Design

By Shameel

$usertype
•
updated over 12 years ago by Quek

1 replies • 13366 views
Discussion

layermap file

Category: Custom IC Design

By bhaskarlakshmi

$usertype
•
updated over 12 years ago by Quek

1 replies • 14147 views
Discussion

how to simulate delay of a wire?

Category: Custom IC Design

By rickyuexu

$usertype
•
updated over 12 years ago by rickyuexu

6 replies • 16104 views
Discussion

analysis

Category: Custom IC Design

By yeong

$usertype
•
updated over 12 years ago by Andrew Beckett

29 replies • 22804 views
Discussion

Hierarchical Parasitic Extraction & Cadence Tools

Category: Custom IC Design

By jimito13

$usertype
•
updated over 12 years ago by GabrielB

24 replies • 17311 views
Discussion

How do I re-load the .cadence directory via SKILL w/o restarting a session?

Category: Custom IC Design

By Julia

$usertype
•
updated over 12 years ago by Julia

4 replies • 1665 views
Discussion

How to write the expression for two currents' signal and plot them with Temperature

Category: Custom IC Design

By bhl3302

$usertype
•
updated over 12 years ago by bhl3302

2 replies • 7340 views
Discussion

problem: W and L of a transistor not shown in edit-> object-> properties

Category: Custom IC Design

By apple419

$usertype
•
updated over 12 years ago by beny

3 replies • 2084 views
Discussion

Histograms not showing in MC Analysis

Category: Custom IC Design

By Flyyn Rider

$usertype
•
updated over 12 years ago by Flyyn Rider

1 replies • 13347 views
Discussion

Regarding Smoothness in transient analysis

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 12 years ago by Andrew Beckett

6 replies • 15753 views
Discussion

Layout pin problem: net name distributes via transistor

Category: Custom IC Design

By jeffreyprin

$usertype
•
started over 12 years ago

0 replies • 14040 views
Discussion

Is there a way in Verilog-A to know if transient noise analysis is run?

Category: Custom IC Design

By SharksFan

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14809 views
Discussion

switching between spectre and mmsim

Category: Custom IC Design

By NcfC

$usertype
•
updated over 12 years ago by NcfC

4 replies • 15188 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.