• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Simulating with a Calibre Extracted Netlist with ADE Explorer

    Category: Custom IC Design

    By jshumble jshumble

    •

    updated over 4 years ago by jshumble

    3 replies • 12536 views
  • Discussion

    pstb analysis shows different results at different iprobe position

    Category: Custom IC Design

    By Irenexox Irenexox

    •

    updated over 4 years ago by FormerMember

    1 replies • 12062 views
  • Discussion

    Sort function to sort the paths selected using the bbox or beginpt or end pt

    Category: Custom IC Design

    By kumargbn kumargbn

    •

    updated over 4 years ago by kumargbn

    2 replies • 10739 views
  • Discussion

    How to detect EOF with Verilog-ams fscanf?

    Category: Custom IC Design

    By Martinsh Martinsh

    •

    started over 4 years ago

    0 replies • 10182 views
  • Discussion

    Generating data in csv format from netlist simulation

    Category: Custom IC Design

    By sidm sidm

    •

    updated over 4 years ago by Andrew Beckett

    3 replies • 10772 views
  • Discussion

    2 Tone VerilogA signal source does not work in Harmonic balance

    Category: Custom IC Design

    By ChristophHoehn ChristophHoehn

    •

    updated over 4 years ago by Andrew Beckett

    3 replies • 10615 views
  • Discussion

    lxSeriesTerms for a 4-port device

    Category: Custom IC Design

    By FormerMember FormerMember

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 4198 views
  • Discussion

    Accessing simulation variables in verilog-a without passed parameter?

    Category: Custom IC Design

    By MikeVP MikeVP

    •

    updated over 4 years ago by Andrew Beckett

    3 replies • 12748 views
  • Discussion

    passing a result from previous test ADEXL

    Category: Custom IC Design

    By stefan111 stefan111

    •

    updated over 4 years ago by stefan111

    2 replies • 12798 views
  • Discussion

    How to plot using Simulation files stored in a folder?

    Category: Custom IC Design

    By Shashank M Rao Shashank M Rao

    •

    updated over 4 years ago by Andrew Beckett

    2 replies • 10509 views
  • Discussion

    Trying to make a custom bindkey for Virtuoso to work - Select by line but for certain object types only

    Category: Custom IC Design

    By Tom Sawyer Tom Sawyer

    •

    updated over 4 years ago by Tom Sawyer

    2 replies • 1888 views
  • Discussion

    Multiple Noise Analysis in one Test

    Category: Custom IC Design

    By greywanderer greywanderer

    •

    updated over 4 years ago by greywanderer

    6 replies • 13109 views
  • Discussion

    How to use ADE assembler to annotate DC voltages

    Category: Custom IC Design

    By Pecman Pecman

    •

    updated over 4 years ago by greywanderer

    10 replies • 19405 views
  • Discussion

    How can I probe the temp value in tran simulation ?

    Category: Custom IC Design

    By ichiro ichiro

    •

    updated over 4 years ago by ichiro

    6 replies • 16013 views
  • Discussion

    how to plot the resistance of pseudo-resistor against the voltage node a and b ?

    Category: Custom IC Design

    By sahand1400 sahand1400

    •

    updated over 4 years ago by FormerMember

    7 replies • 15295 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information