Custom IC Design

Latest Posts

Discussion

Defining supply voltage (and basic connect rules) for digital block for runams

Category: Custom IC Design

By jehh
•
updated over 4 years ago by jehh

2 replies • 12280 views
Discussion

Stop an area of a schematic being netlisted.

Category: Custom IC Design

By FAwqati
•
updated over 4 years ago by FAwqati

4 replies • 11376 views
Discussion

Does PNOISE sim of a sample & hold circuit include clock jitter effect?

Category: Custom IC Design

By peter6g
•
updated over 4 years ago by Andrew Beckett

6 replies • 5394 views
Discussion

How to exploit annotation browser connectivity for custom cells?

Category: Custom IC Design

By YJ Jo
•
updated over 4 years ago by Andrew Beckett

5 replies • 11510 views
Discussion

Variable net name in Virtuoso

Category: Custom IC Design

By VysakhK
•
updated over 4 years ago by Andrew Beckett

1 replies • 11420 views
Discussion

Generating real random number in AMS

Category: Custom IC Design

By RFStuff
•
updated over 4 years ago by RFStuff

2 replies • 12036 views
Discussion

DC operation point only print limited results

Category: Custom IC Design

By Biasing
•
updated over 4 years ago by Biasing

2 replies • 11858 views
Discussion

ADE Assembler release license

Category: Custom IC Design

By Alberto Maccioni
•
updated over 4 years ago by Andrew Beckett

1 replies • 10780 views
Discussion

how to append the output data to previous file

Category: Custom IC Design

By Yea Chul
•
updated over 4 years ago by Yea Chul

2 replies • 10829 views
Discussion

Simulate accumulted jitter spectral density vs. unit jitter spectral density in a ring VCO

Category: Custom IC Design

By threepwood06
•
updated over 4 years ago by FormerMember

3 replies • 12036 views
Discussion

Ocean script for printing parametric sweep dcOp

Category: Custom IC Design

By Nader Fathy
•
updated over 4 years ago by Nader Fathy

8 replies • 16583 views
Discussion

Connect bus to GND via resistors for simulation

Category: Custom IC Design

By ealaiporpi
•
updated over 4 years ago by Andrew Beckett

3 replies • 12119 views
Discussion

ISF Function Extraction in Cadence Virtuoso

Category: Custom IC Design

By asrf
•
updated over 4 years ago by Maryem

17 replies • 27851 views
Discussion

copy only one layer in order to connect nets by name

Category: Custom IC Design

By hesaliveJim
•
updated over 4 years ago by hesaliveJim

2 replies • 11685 views
Discussion

How to integrate a full-custom designed layout with a semi-custom designed microprocessor.

Category: Custom IC Design

By Thommandram
•
updated over 4 years ago by Andrew Beckett

5 replies • 14770 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.