Custom IC Design

Latest Posts

Discussion

delay in simulation initialization in ADE-XL

Category: Custom IC Design

By aditeman

$usertype
•
updated over 13 years ago by aditeman

2 replies • 15647 views
Discussion

Running ocean jobs without starting X server

Category: Custom IC Design

By Wonyoung

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 16115 views
Discussion

ViVA plot all in a single window?

Category: Custom IC Design

By Ouda

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 15744 views
Discussion

Accessing models file "section" in verilog code.

Category: Custom IC Design

By HsFetterman

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 974 views
Discussion

Is there an inverse function in the calculator of cadence ic5141?

Category: Custom IC Design

By whusteryzh

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 18861 views
Discussion

adexl and config file

Category: Custom IC Design

By gsciller

$usertype
•
updated over 13 years ago by gsciller

2 replies • 16813 views
Discussion

Intrinsic Capacitance

Category: Custom IC Design

By Cooktime

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 15353 views
Discussion

a weird problem about calculator of cadence ic5141

Category: Custom IC Design

By whusteryzh

$usertype
•
updated over 13 years ago by Andrew Beckett

7 replies • 17129 views
Discussion

licence requirment for Analog Autoplacer

Category: Custom IC Design

By waseemarshad

$usertype
•
updated over 13 years ago by wschwab

1 replies • 14696 views
Discussion

Measure leakage current

Category: Custom IC Design

By ntus

$usertype
•
updated over 13 years ago by ntus

2 replies • 17190 views
Discussion

How to find the sampling frequency of an ADC?

Category: Custom IC Design

By MAXIMUS22

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 14344 views
Discussion

PWL filename

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 13 years ago by Andrew Beckett

5 replies • 16958 views
Discussion

Adding description for the formal arguments in SKILL PCell

Category: Custom IC Design

By Liji

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13943 views
Discussion

ADEXL: Plot vs save

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 13 years ago by Andrew Beckett

5 replies • 20324 views
Discussion

VCAR incorrect path to VCAR

Category: Custom IC Design

By JP Layout

$usertype
•
updated over 13 years ago by Quek

1 replies • 14224 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.