Custom IC Design

Latest Posts

Discussion

Convergence Problem in Symica

Category: Custom IC Design

By SOU1995

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 7774 views
Discussion

Transfering a vector output of one test to another test in Assembler

Category: Custom IC Design

By baltacican

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 10244 views
Discussion

Does ADE license is necessary for export hspice netlist in virtuoso?

Category: Custom IC Design

By lightyear

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8998 views
Discussion

How to find quickly the instances with largest current?

Category: Custom IC Design

By StephanWeber

$usertype
•
started over 3 years ago

0 replies • 7596 views
Discussion

How to know the maximum Vds and Vgd voltage

Category: Custom IC Design

By Detailer

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 9138 views
Discussion

Referencing a design variable to another - ADE Assembler

Category: Custom IC Design

By EmJay

$usertype
•
updated over 3 years ago by StephanWeber

4 replies • 3096 views
Discussion

How to get statistical corner by seed and run id in sigma-scaled sampling?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

2 replies • 8887 views
Discussion

A general question about warnings and notices in Virtuoso

Category: Custom IC Design

By MohNaj

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 11469 views
Discussion

How to have a scs file using a design variable or relative path

Category: Custom IC Design

By Pedro P

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8173 views
Discussion

Input impedence of the differential pair in cadence

Category: Custom IC Design

By muhdnura

$usertype
•
updated over 3 years ago by muhdnura

1 replies • 7773 views
Discussion

Monte-Carlo output for mean+-x*sigma?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by Andrew Beckett

6 replies • 5483 views
Discussion

plot problem waveVswave[IM3 vs Pout]

Category: Custom IC Design

By atwinter

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 1568 views
Discussion

Highlight render delay on Virtuoso IC6.1.8

Category: Custom IC Design

By RicardoGV1

$usertype
•
updated over 3 years ago by RicardoGV1

2 replies • 8640 views
Discussion

Vco design virtuoso

Category: Custom IC Design

By Psyliver

$usertype
•
updated over 3 years ago by Psyliver

2 replies • 8905 views
Discussion

Vco design s parameters

Category: Custom IC Design

By Psyliver

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 8462 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.