Custom IC Design

Latest Posts

Discussion

How to handle XL compliance and LVS reduction together

Category: Custom IC Design

By Suryansh Singh

$usertype
•
started over 5 years ago

0 replies • 13421 views
Discussion

export snp s parameter from multiple conditions in ADE explorer

Category: Custom IC Design

By Jay Yang

$usertype
•
started over 5 years ago

0 replies • 12858 views
Discussion

Different results between PSS and Transient Simulation when using NPORT (EMX)

Category: Custom IC Design

By youckgab

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 15852 views
Discussion

Annotation does not work however, Print DC operating point works fine - ISSUE

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 5 years ago by Avinash Murugesan

6 replies • 8457 views
Discussion

Re: Extracting device Vgb,Vsb,Vdb info from 'tranOp ??

Category: Custom IC Design

By npamd

$usertype
•
updated over 5 years ago by Andrew Beckett

8 replies • 4579 views
Discussion

Difference in result with BSIM and PSP models

Category: Custom IC Design

By engrvip

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 14439 views
Discussion

Unable to change diode parameters when importing the CDL netlist

Category: Custom IC Design

By OrangeHalo

$usertype
•
updated over 5 years ago by Quek

8 replies • 19057 views
Discussion

In which file/cellview are the CDF parameters are stored ?

Category: Custom IC Design

By HoWei

$usertype
•
updated over 5 years ago by HoWei

2 replies • 4335 views
Discussion

VIVA trace legend font ?

Category: Custom IC Design

By cADEUser

$usertype
•
updated over 5 years ago by Andrew Beckett

5 replies • 15981 views
Discussion

annotate the operating point of transistors

Category: Custom IC Design

By svilen

$usertype
•
updated over 5 years ago by FormerMember

1 replies • 14780 views
Discussion

Display operating point

Category: Custom IC Design

By santoshvema

$usertype
•
updated over 5 years ago by FormerMember

6 replies • 26744 views
Discussion

IDS,on in MOS1 model

Category: Custom IC Design

By LukiLeu

$usertype
•
started over 5 years ago

0 replies • 873 views
Discussion

Unable to delete a net from schematic

Category: Custom IC Design

By sidm

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13100 views
Discussion

matching constraint in extracted view simulation

Category: Custom IC Design

By PBWU

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13710 views
Discussion

How to copy the outputs setup and the Global variables in the mastero into the ade-XL outputs setup and Global variables respectively

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 16479 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.