Custom IC Design

Latest Posts

Discussion

Issue with Result Display Window

Category: Custom IC Design

By wgtkan

$usertype
•
started over 5 years ago

0 replies • 13584 views
Discussion

Bump location reassignment in LayoutXL

Category: Custom IC Design

By JXXX

$usertype
•
started over 5 years ago

0 replies • 12358 views
Discussion

Detecting existence of cds_global variable in AMS

Category: Custom IC Design

By NickA

$usertype
•
started over 5 years ago

0 replies • 12792 views
Discussion

cannot open file for edit in VSE

Category: Custom IC Design

By sidm

$usertype
•
started over 5 years ago

0 replies • 12792 views
Discussion

Bus pin mapping in layout

Category: Custom IC Design

By noramirkh

$usertype
•
started over 5 years ago

0 replies • 12316 views
Discussion

spectre fails to finish transient sims

Category: Custom IC Design

By cADEUser

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 16807 views
Discussion

Changing the value of a Variable in Maestro every time a simulation is run

Category: Custom IC Design

By netbug

$usertype
•
updated over 5 years ago by netbug

4 replies • 16109 views
Discussion

LSSP Simulation for Floated RF Port is Reliable?

Category: Custom IC Design

By Mehdi Nasr

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 14285 views
Discussion

OP point print issue

Category: Custom IC Design

By sjwprc

$usertype
•
started over 5 years ago

0 replies • 12281 views
Discussion

Preference to define bus bit format

Category: Custom IC Design

By noramirkh

$usertype
•
updated over 5 years ago by Andrew Beckett

5 replies • 16329 views
Discussion

Model files defined in .cdsenv for spectre are not loading

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 5 years ago by wgtkan

5 replies • 17482 views
Discussion

Virtuso Editor setting

Category: Custom IC Design

By dressler6

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 12675 views
Discussion

Assura RCX fails

Category: Custom IC Design

By Omar Alngar

$usertype
•
updated over 5 years ago by Andrew Beckett

7 replies • 14468 views
Discussion

Verilog-A block works with transient analysis but has no output with harmonic balance

Category: Custom IC Design

By MatthewLove

$usertype
•
updated over 5 years ago by MatthewLove

9 replies • 20862 views
Discussion

Reliability analysis - custom models

Category: Custom IC Design

By Michal Sovcik

$usertype
•
updated over 5 years ago by Michal Sovcik

2 replies • 1778 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.