Custom IC Design

Latest Posts

Discussion

Choosing a CPU for best ADE performance

Category: Custom IC Design

By wahidr

$usertype
•
updated over 8 years ago by Quek

1 replies • 15696 views
Discussion

List of latches used in netlist ?

Category: Custom IC Design

By roopakvasa

$usertype
•
updated over 8 years ago by Quek

1 replies • 13166 views
Discussion

Calibre LVS with simulated sonnet component

Category: Custom IC Design

By Juanelin

$usertype
•
updated over 8 years ago by Quek

1 replies • 14441 views
Discussion

changing via using skill

Category: Custom IC Design

By GirishBS181

$usertype
•
updated over 8 years ago by GirishBS181

2 replies • 14117 views
Discussion

Path drawn in Cadence Vituoso Layout Editor seems to get attached with adjacent Via

Category: Custom IC Design

By jdp721

$usertype
•
updated over 8 years ago by jdp721

2 replies • 15392 views
Discussion

why is the input referred noise not proportional to the output noise?

Category: Custom IC Design

By MarcoL

$usertype
•
updated over 8 years ago by MarcoL

5 replies • 4080 views
Discussion

Running an external shell script from within a Verilog-a block

Category: Custom IC Design

By mwb1

$usertype
•
updated over 8 years ago by chanakaya

1 replies • 13639 views
Discussion

ICS6.1.7-64b.78 gravity and cross cursor

Category: Custom IC Design

By RVERP

$usertype
•
updated over 8 years ago by RVERP

6 replies • 15083 views
Discussion

Error message: port cannot be drained

Category: Custom IC Design

By PatrikOsgnach

$usertype
•
updated over 8 years ago by PatrikOsgnach

1 replies • 14066 views
Discussion

Selection of non-visible object

Category: Custom IC Design

By robdohanyos

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14470 views
Discussion

How to add Pwr sensitivity to a bus

Category: Custom IC Design

By mbugbee

$usertype
•
updated over 8 years ago by Andrew Beckett

2 replies • 13607 views
Discussion

Search Form creation What field should be used ?

Category: Custom IC Design

By JackPro

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13096 views
Discussion

determine the simulation time of compact model in verilog-A

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by samer1

3 replies • 14202 views
Discussion

VPRBS Source

Category: Custom IC Design

By BrJaWr

$usertype
•
updated over 8 years ago by chanakaya

1 replies • 20440 views
Discussion

PWM-ASK modulated input to Envelop Detector

Category: Custom IC Design

By bharshitha

$usertype
•
updated over 8 years ago by bharshitha

2 replies • 14344 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.