Custom IC Design

Latest Posts

Discussion

delay in simulation initialization in ADE-XL

Category: Custom IC Design

By aditeman

$usertype
•
updated over 12 years ago by aditeman

2 replies • 15011 views
Discussion

Running ocean jobs without starting X server

Category: Custom IC Design

By Wonyoung

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 15407 views
Discussion

ViVA plot all in a single window?

Category: Custom IC Design

By Ouda

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 15160 views
Discussion

Accessing models file "section" in verilog code.

Category: Custom IC Design

By HsFetterman

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 870 views
Discussion

Is there an inverse function in the calculator of cadence ic5141?

Category: Custom IC Design

By whusteryzh

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 18129 views
Discussion

adexl and config file

Category: Custom IC Design

By gsciller

$usertype
•
updated over 12 years ago by gsciller

2 replies • 16225 views
Discussion

Intrinsic Capacitance

Category: Custom IC Design

By Cooktime

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14725 views
Discussion

a weird problem about calculator of cadence ic5141

Category: Custom IC Design

By whusteryzh

$usertype
•
updated over 13 years ago by Andrew Beckett

7 replies • 16326 views
Discussion

licence requirment for Analog Autoplacer

Category: Custom IC Design

By waseemarshad

$usertype
•
updated over 13 years ago by wschwab

1 replies • 14125 views
Discussion

Measure leakage current

Category: Custom IC Design

By ntus

$usertype
•
updated over 13 years ago by ntus

2 replies • 16561 views
Discussion

How to find the sampling frequency of an ADC?

Category: Custom IC Design

By MAXIMUS22

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13788 views
Discussion

PWL filename

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 13 years ago by Andrew Beckett

5 replies • 16233 views
Discussion

Adding description for the formal arguments in SKILL PCell

Category: Custom IC Design

By Liji

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13409 views
Discussion

ADEXL: Plot vs save

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 13 years ago by Andrew Beckett

5 replies • 19504 views
Discussion

VCAR incorrect path to VCAR

Category: Custom IC Design

By JP Layout

$usertype
•
updated over 13 years ago by Quek

1 replies • 13669 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.