Custom IC Design

Latest Posts

Discussion

cdl netlist for generation schema

Category: Custom IC Design

By benao

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 5964 views
Discussion

issue on noise from resistor modelled by ahdl

Category: Custom IC Design

By eesm

$usertype
•
updated over 13 years ago by Andrew Beckett

5 replies • 14867 views
Discussion

turning off icons near cursor in 6.1.5

Category: Custom IC Design

By linbo

$usertype
•
updated over 13 years ago by Tawna

5 replies • 14386 views
Discussion

Is tech.db a must if I want to create a tool that scans an existing layout created by Virtuoso Layout

Category: Custom IC Design

By Sahar Afara

$usertype
•
updated over 13 years ago by Sahar Afara

4 replies • 16173 views
Discussion

problem to run virtuoso 64 bits

Category: Custom IC Design

By wighou

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 15416 views
Discussion

Library for Verilog

Category: Custom IC Design

By Cahe248

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 15603 views
Discussion

.altergroup usage question

Category: Custom IC Design

By GaneshShamnur

$usertype
•
updated over 13 years ago by GaneshShamnur

1 replies • 14541 views
Discussion

Virtuoso Library size limit

Category: Custom IC Design

By ARYAMVALLI

$usertype
•
updated over 13 years ago by AndreasLenz

1 replies • 14946 views
Discussion

Bindkey syntax for Virtuoso Visualization & Analysis

Category: Custom IC Design

By PSGcad

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 1407 views
Discussion

ADE XL doesn't work. ERROR (ADEXL-5025)

Category: Custom IC Design

By habet

$usertype
•
updated over 13 years ago by Matrixesque

3 replies • 6628 views
Discussion

(Virtuoso) how to move/stretch an object by a deltaX (or Y) distance?

Category: Custom IC Design

By SUEE

$usertype
•
updated over 13 years ago by dmay

2 replies • 9751 views
Discussion

How to change calculator default settings?

Category: Custom IC Design

By Steve Mikes

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 14697 views
Discussion

stb and ac analysis do not match?

Category: Custom IC Design

By xianweng

$usertype
•
updated over 13 years ago by xianweng

2 replies • 15887 views
Discussion

Probe MOSFET Cgs and Cgd current in transient simulation

Category: Custom IC Design

By eesm

$usertype
•
updated over 13 years ago by eesm

2 replies • 14979 views
Discussion

clearing CIW window?

Category: Custom IC Design

By 01farhad10

$usertype
•
updated over 13 years ago by Andrew Beckett

5 replies • 23166 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.