• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    rfTlineLib mlin non-physical behavior

    Category: Custom IC Design

    By TobyK

    •

    updated over 2 years ago by TobyK

    2 replies • 6083 views
  • Discussion

    Analysis on the extracted view

    Category: Custom IC Design

    By sidm

    •

    updated over 2 years ago by Andrew Beckett

    6 replies • 8239 views
  • Discussion

    Negative time step with ADE_L transient simulation

    Category: Custom IC Design

    By ccsim

    •

    started over 2 years ago

    0 replies • 5354 views
  • Discussion

    DC sweep results do not match DC operating point results

    Category: Custom IC Design

    By Doronzzz

    •

    updated over 2 years ago by Frank Wiedmann

    2 replies • 7456 views
  • Discussion

    Eval error on MATLAB expressions from ADE/Maestro outputs

    Category: Custom IC Design

    By MichR

    •

    updated over 2 years ago by Marc Heise

    6 replies • 3988 views
  • Discussion

    Remove update text on schematic?

    Category: Custom IC Design

    By kenc184

    •

    updated over 2 years ago by Andrew Beckett

    4 replies • 6712 views
  • Discussion

    ADE Explorer Design Variables sweep sets

    Category: Custom IC Design

    By nfathy

    •

    updated over 2 years ago by nfathy

    3 replies • 10341 views
  • Discussion

    Post-layout simulation without spectre view in transistor cell

    Category: Custom IC Design

    By Javadgo

    •

    updated over 2 years ago by Javadgo

    6 replies • 8619 views
  • Discussion

    ADE including a simulation file with a relative path

    Category: Custom IC Design

    By Huf

    •

    started over 2 years ago

    0 replies • 5954 views
  • Discussion

    ADE (Explorer / Assembler) Stimuli Assignment as a floating voltage source

    Category: Custom IC Design

    By Huf

    •

    started over 2 years ago

    0 replies • 5488 views
  • Discussion

    Can't unlock explorer run on ADE Assembler

    Category: Custom IC Design

    By Thais

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 1961 views
  • Discussion

    Is it possible to setup Layout GXL to use multiple CPU cores?

    Category: Custom IC Design

    By RuihW

    •

    started over 2 years ago

    0 replies • 5568 views
  • Discussion

    VPULSE PARAMETERS INDICATION ??

    Category: Custom IC Design

    By ganesh9989

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 6551 views
  • Discussion

    Change setup of the extracted netlist (Calibre view) -- extraction with QRC

    Category: Custom IC Design

    By BitanMallik

    •

    started over 2 years ago

    0 replies • 1053 views
  • Discussion

    LEF generated with non-used layer info

    Category: Custom IC Design

    By RuihW

    •

    started over 2 years ago

    0 replies • 5862 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information