Custom IC Design

Latest Posts

Discussion

Random values assigned to parameters in multiple devices with Monte Carlo definition

Category: Custom IC Design

By Elrond

$usertype
•
updated over 2 years ago by Elrond

2 replies • 6869 views
Discussion

Converting SKILL from Lisp-style code to more procedural-style code (can I access the interpreted form of my code?)

Category: Custom IC Design

By jriad

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6496 views
Discussion

Verilog A issue

Category: Custom IC Design

By wissemjell

$usertype
•
started over 2 years ago

0 replies • 5484 views
Discussion

Liberate: Characterize integrated clock gating cell

Category: Custom IC Design

By djupdal

$usertype
•
updated over 2 years ago by Guangjun Cao

3 replies • 6903 views
Discussion

HOW TO SCALE SELECTION BOUNDARY WHEN INSTANTIATING LAYOUT

Category: Custom IC Design

By Tony Harvy

$usertype
•
updated over 2 years ago by Andrew Beckett

2 replies • 5979 views
Discussion

What is a good way to work, modify and get back / extend your ADE setup?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 2 years ago by StephanWeber

2 replies • 6101 views
Discussion

MC stuck in ams simulation

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 2 years ago by Andrew Beckett

2 replies • 6439 views
Discussion

A2D Bus value for MC analysis

Category: Custom IC Design

By KhanAmir

$usertype
•
updated over 2 years ago by KhanAmir

3 replies • 6554 views
Discussion

Running the power sic MOSFET model using the spectre simulator

Category: Custom IC Design

By liangqunshan

$usertype
•
updated over 2 years ago by ShawnLogan

13 replies • 13687 views
Discussion

Plotting Templates with Digital Bus

Category: Custom IC Design

By ncallens

$usertype
•
started over 2 years ago

0 replies • 5522 views
Discussion

How to speed up plot with big result

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 2 years ago by Andrew Beckett

2 replies • 6970 views
Discussion

LVS of a mixed signal design with a digital IP block?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 2 years ago by Andrew Beckett

7 replies • 8514 views
Discussion

VIVA calculator function cross() return wrong number of rising edge

Category: Custom IC Design

By monglebest2022

$usertype
•
updated over 2 years ago by Andrew Beckett

2 replies • 7611 views
Discussion

Automate color on plot in VIVA

Category: Custom IC Design

By delgsy

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 8566 views
Discussion

How to use value function in calc with multiple interpolation time that is not periodic?

Category: Custom IC Design

By delgsy

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6781 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.