Digital Implementation

Latest Posts

Discussion

Can we add the FILLER cells after routing completed

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

3 replies • 17249 views
Discussion

How to generate PinText for Chip level?

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

1 replies • 13282 views
Discussion

Insertion of I/O ports location in First Encounter

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

2 replies • 3375 views
Discussion

How to add buffers to all inputs and spare cells

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

3 replies • 17354 views
Discussion

Column versus Ring style power switch cells

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

1 replies • 14961 views
Discussion

How to report the missing net in spef file

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

1 replies • 13520 views
Discussion

tip: to avoid xtalk on clock nets

Category: Digital Implementation

By archive

$usertype
•
started over 18 years ago

0 replies • 12933 views
Discussion

Need contract PCB desiogn help

Category: Digital Implementation

By archive

$usertype
•
started over 18 years ago

0 replies • 12693 views
Discussion

How to query row area of the block

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

2 replies • 14263 views
Discussion

output pin connected to power/ground net

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

1 replies • 1583 views
Discussion

Any way to report logic names of buffers/inverters ripped up during PlaceDesign?

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

1 replies • 935 views
Discussion

How to get the database address of the subModule?

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

4 replies • 14260 views
Discussion

Controlling logic names of CTS inserted buffers.

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

6 replies • 16075 views
Discussion

How to retrieve the variable which is defined in the SOC Encounter configure file ?

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

5 replies • 14330 views
Discussion

PVT corner for worst case power analysis

Category: Digital Implementation

By archive

$usertype
•
updated over 18 years ago by archive

6 replies • 25055 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.