Digital Implementation

Latest Posts

Discussion

multiple pins in the same net (cds_thru layout synthesis)

Category: Digital Implementation

By FrancescMoll

$usertype
•
updated over 12 years ago by fitz

1 replies • 17453 views
Discussion

Combinational loop reported by RTL compiler

Category: Digital Implementation

By chinmay123

$usertype
•
started over 12 years ago

0 replies • 16224 views
Discussion

VerifyGeometry not parsing all the sub area

Category: Digital Implementation

By AnandThibbaiah

$usertype
•
updated over 12 years ago by wally1

3 replies • 14547 views
Discussion

DRC Fixing in Encounter

Category: Digital Implementation

By metalhead

$usertype
•
updated over 12 years ago by fitz

3 replies • 16672 views
Discussion

How to eradicate a net completely

Category: Digital Implementation

By AThomasL

$usertype
•
updated over 12 years ago by fitz

3 replies • 16662 views
Discussion

Adding fillers

Category: Digital Implementation

By ErezBS

$usertype
•
updated over 12 years ago by fitz

1 replies • 15350 views
Discussion

Timing ECO steps

Category: Digital Implementation

By ErezBS

$usertype
•
updated over 12 years ago by fitz

2 replies • 18384 views
Discussion

SoC Encounter: Troubles with encrypted Cap_Table

Category: Digital Implementation

By marten

$usertype
•
updated over 12 years ago by marten

2 replies • 14265 views
Discussion

Net Delay Calculation

Category: Digital Implementation

By archive

$usertype
•
started over 12 years ago

0 replies • 14014 views
Discussion

Is there a way to use CTS with differential (diffpair) clocks?

Category: Digital Implementation

By TomLM

$usertype
•
updated over 12 years ago by fitz

1 replies • 13829 views
Discussion

Clock mesh

Category: Digital Implementation

By Aram Shahinyan

$usertype
•
started over 12 years ago

0 replies • 13763 views
Discussion

encounter streamout by preserving the partition

Category: Digital Implementation

By Shiny

$usertype
•
updated over 12 years ago by wally1

6 replies • 15868 views
Discussion

difference between cell_rise and rise_transition in library

Category: Digital Implementation

By archive

$usertype
•
updated over 12 years ago by wally1

1 replies • 23788 views
Discussion

IO filler cell violations power routing

Category: Digital Implementation

By amythpai

$usertype
•
updated over 12 years ago by Kari

1 replies • 14908 views
Discussion

command to check skew in ets

Category: Digital Implementation

By archive

$usertype
•
started over 12 years ago

0 replies • 13440 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.