Digital Implementation

Latest Posts

Discussion

How to report list of flops whose clock port is driven by test clock in test mode

Category: Digital Implementation

By diablo

$usertype
•
updated over 15 years ago by diablo

8 replies • 19751 views
Discussion

Do Foundation Flows also exist for EPS or ETS?

Category: Digital Implementation

By pdgeek

$usertype
•
updated over 15 years ago by Kari

2 replies • 13636 views
Discussion

To avoid overlap of metals in different layers

Category: Digital Implementation

By surajece01

$usertype
•
updated over 15 years ago by Kari

5 replies • 14812 views
Discussion

EDI sdc read in error.

Category: Digital Implementation

By coffeelox

$usertype
•
updated over 15 years ago by coffeelox

1 replies • 13986 views
Discussion

checkSysConf on CentOS

Category: Digital Implementation

By cdnjr

$usertype
•
updated over 15 years ago by Kari

1 replies • 13877 views
Discussion

Final Insertion Delay of The Tile

Category: Digital Implementation

By bharat kurra

$usertype
•
updated over 15 years ago by Kari

3 replies • 13692 views
Discussion

Max Insertion delay

Category: Digital Implementation

By bharat kurra

$usertype
•
updated over 15 years ago by Kari

1 replies • 13447 views
Discussion

ETS 7.1 Power analysis

Category: Digital Implementation

By NigH

$usertype
•
updated over 15 years ago by Kari

1 replies • 13407 views
Discussion

addFiller does not completely fill free area

Category: Digital Implementation

By kasyab

$usertype
•
updated over 15 years ago by Kari

9 replies • 17407 views
Discussion

Extracted Timing Models ETS 8.1

Category: Digital Implementation

By NigH

$usertype
•
started over 15 years ago

0 replies • 13219 views
Discussion

Macromodel Definition for blocks at Top Level

Category: Digital Implementation

By gsc104

$usertype
•
updated over 15 years ago by Kari

3 replies • 18385 views
Discussion

Encounter crash during streamout

Category: Digital Implementation

By hon cheong

$usertype
•
updated over 15 years ago by Kari

3 replies • 13730 views
Discussion

Re: Given the net name how do weget to know for which pin it connects

Category: Digital Implementation

By NigH

$usertype
•
updated over 15 years ago by Martinage

1 replies • 15512 views
Discussion

Command for getting only the si delay

Category: Digital Implementation

By ssuhas

$usertype
•
updated over 15 years ago by Martinage

2 replies • 13486 views
Discussion

EPS dynamic power analysis from rtl

Category: Digital Implementation

By smorenol

$usertype
•
started over 15 years ago

0 replies • 13081 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.