Digital Implementation

Latest Posts

Discussion

Using Encounter/ Innovus , need parasitic information layer wise information.

Category: Digital Implementation

By JaqenHghaar

$usertype
•
started over 7 years ago

0 replies • 13842 views
Discussion

Longer Computation time in innovus

Category: Digital Implementation

By Suhas Shivaprakash

$usertype
•
started over 7 years ago

0 replies • 13776 views
Discussion

Playground Timing lab and constraint?

Category: Digital Implementation

By goofycat

$usertype
•
started over 7 years ago

0 replies • 13396 views
Discussion

encounter invoke rc executable?

Category: Digital Implementation

By goofycat

$usertype
•
started over 7 years ago

0 replies • 13445 views
Discussion

Padring Routing

Category: Digital Implementation

By susman

$usertype
•
updated over 7 years ago by Kari

1 replies • 15683 views
Discussion

Hierarchical flow with (some) manual place and route

Category: Digital Implementation

By jpf91

$usertype
•
updated over 7 years ago by Kari

1 replies • 15689 views
Discussion

Hold Timing Violations

Category: Digital Implementation

By Azana

$usertype
•
updated over 7 years ago by Kari

1 replies • 15260 views
Discussion

how to delete via cell in the design

Category: Digital Implementation

By c1irfana

$usertype
•
updated over 7 years ago by Kari

1 replies • 15490 views
Discussion

Restrict innovus tool in placing VIABAR

Category: Digital Implementation

By manpmanp

$usertype
•
updated over 7 years ago by Kari

3 replies • 15099 views
Discussion

Innovus: Does not detect Inverters in library

Category: Digital Implementation

By Schriek

$usertype
•
updated over 7 years ago by Schriek

1 replies • 15928 views
Discussion

Blackbox pin after partition

Category: Digital Implementation

By gdellaca

$usertype
•
updated over 7 years ago by gdellaca

1 replies • 14940 views
Discussion

Cadence Innovus: Corner pads placed with no offset

Category: Digital Implementation

By rschilling

$usertype
•
updated over 7 years ago by rschilling

1 replies • 16086 views
Discussion

SDF back annotation after synthesis fails: No timing checks annotated

Category: Digital Implementation

By rschilling

$usertype
•
started over 7 years ago

0 replies • 22082 views
Discussion

Reporting IO latency during PostCTS stage

Category: Digital Implementation

By sasikg59

$usertype
•
started over 7 years ago

0 replies • 14931 views
Discussion

Propagated clock for reg2out

Category: Digital Implementation

By Aram Shahinyan

$usertype
•
updated over 7 years ago by sasikg59

9 replies • 19314 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.