• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    How to rename an instance?

    Category: Digital Implementation

    By jgentry

    •

    updated over 16 years ago by jgentry

    2 replies • 15931 views
  • Discussion

    eco route

    Category: Digital Implementation

    By spach

    •

    updated over 16 years ago by spach

    2 replies • 16091 views
  • Discussion

    negative delay backannotation

    Category: Digital Implementation

    By thescreen

    •

    updated over 16 years ago by thescreen

    1 replies • 20796 views
  • Discussion

    How to fix Noise bump violations in Encounter?

    Category: Digital Implementation

    By spach

    •

    updated over 16 years ago by BobD

    1 replies • 14742 views
  • Discussion

    CPF Functional simulation flow.

    Category: Digital Implementation

    By sandeepsuhas

    •

    updated over 16 years ago by sandeepsuhas

    1 replies • 14746 views
  • Discussion

    InsertRepeater violations

    Category: Digital Implementation

    By spach

    •

    updated over 16 years ago by PatBoug

    1 replies • 14610 views
  • Discussion

    Level Shifter Placement !

    Category: Digital Implementation

    By Ramya Deepika

    •

    updated over 16 years ago by Ramya Deepika

    1 replies • 16047 views
  • Discussion

    Which software to use?

    Category: Digital Implementation

    By theASICdude

    •

    updated over 16 years ago by archive

    2 replies • 14590 views
  • Discussion

    dbCommand needed for running a loop over different timing paths

    Category: Digital Implementation

    By 0007

    •

    updated over 16 years ago by BobD

    1 replies • 14410 views
  • Discussion

    all_fanin is returning a point when set to a variable

    Category: Digital Implementation

    By 0007

    •

    updated over 16 years ago by A Netherton

    6 replies • 18217 views
  • Discussion

    Configure Physical Hierarchy and Virtuoso Floorplanner

    Category: Digital Implementation

    By corpMule

    •

    started over 16 years ago

    0 replies • 14174 views
  • Discussion

    Transistor-Level STA solutions

    Category: Digital Implementation

    By Yemelya

    •

    started over 16 years ago

    0 replies • 14569 views
  • Discussion

    How to make SoC Encounter export Verilog with added VDD/VSS pins

    Category: Digital Implementation

    By LogicWizard

    •

    updated over 16 years ago by Vishnu Chada

    2 replies • 2268 views
  • Discussion

    Adding tie low cells on only requried pins

    Category: Digital Implementation

    By KVBABU

    •

    started over 16 years ago

    0 replies • 14443 views
  • Discussion

    How to connect the pad cell to IO cells.

    Category: Digital Implementation

    By gops

    •

    started over 16 years ago

    0 replies • 14601 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information