• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    To get list of instance name which fall into specified area using Encounter

    Category: Digital Implementation

    By surajece01

    •

    updated over 16 years ago by surajece01

    5 replies • 19546 views
  • Discussion

    Encounter Power Routing Flow

    Category: Digital Implementation

    By deeps

    •

    updated over 16 years ago by surajece01

    3 replies • 16380 views
  • Discussion

    Slot for wide metal

    Category: Digital Implementation

    By tswong

    •

    updated over 16 years ago by wally1

    1 replies • 15039 views
  • Discussion

    Width of shield nets

    Category: Digital Implementation

    By KVBABU

    •

    updated over 16 years ago by wally1

    1 replies • 15280 views
  • Discussion

    SoC Encounter DB Access - Power/Ground Nets

    Category: Digital Implementation

    By dbekiaris

    •

    updated over 16 years ago by dbekiaris

    2 replies • 996 views
  • Discussion

    How to delete feedthrough buffer tree ?

    Category: Digital Implementation

    By dota

    •

    started over 16 years ago

    0 replies • 14895 views
  • Discussion

    about clock reconvergence & crossover

    Category: Digital Implementation

    By magicflute

    •

    started over 16 years ago

    0 replies • 828 views
  • Discussion

    Mixed signal post-layout simulation flow – spectreVerilog – delay extraction problem

    Category: Digital Implementation

    By MzQuarter

    •

    updated over 16 years ago by MzQuarter

    1 replies • 15458 views
  • Discussion

    SDF comparison utility

    Category: Digital Implementation

    By vicky

    •

    updated over 16 years ago by vicky

    3 replies • 16485 views
  • Discussion

    why cadence encounter/ETS does not support dspf anymore

    Category: Digital Implementation

    By vicky

    •

    started over 16 years ago

    0 replies • 404 views
  • Discussion

    RTL compiler Verilog_out netlist

    Category: Digital Implementation

    By superman321

    •

    updated over 16 years ago by grasshopper

    3 replies • 15162 views
  • Discussion

    about dbGet

    Category: Digital Implementation

    By magicflute

    •

    updated over 16 years ago by magicflute

    2 replies • 15042 views
  • Discussion

    Gate level netlist from Verilog XL

    Category: Digital Implementation

    By tswong

    •

    updated over 16 years ago by tswong

    4 replies • 16562 views
  • Discussion

    instance renaming

    Category: Digital Implementation

    By Rajesh Vembu

    •

    updated over 16 years ago by magicflute

    5 replies • 17264 views
  • Discussion

    [SOC Encounter] ERROR (cannot malloc)

    Category: Digital Implementation

    By Yusuf

    •

    updated over 16 years ago by Yusuf

    3 replies • 15301 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information