Digital Implementation

Latest Posts

Discussion

Multi bit FF flop scan enable tied on

Category: Digital Implementation

By Andrea Spiezia
•
started over 7 years ago

0 replies • 15396 views
Discussion

how do i set wire width and space for a particular net?

Category: Digital Implementation

By flyinmeteor
•
updated over 7 years ago by docdrew

9 replies • 23740 views
Discussion

Low power design - Power estimations Genus - Toggle rates and static probability

Category: Digital Implementation

By yenass
•
started over 7 years ago

0 replies • 5129 views
Discussion

TCL command substitution seems to be broken in Innovus

Category: Digital Implementation

By ReganActual
•
updated over 7 years ago by ReganActual

2 replies • 22646 views
Discussion

Power estimation - Genus

Category: Digital Implementation

By yenass
•
started over 7 years ago

0 replies • 2892 views
Discussion

Mixed signal Static Timing Analysis

Category: Digital Implementation

By StefanoTraferro
•
started over 7 years ago

0 replies • 16212 views
Discussion

add_ignore_pins create_ccopt_clock_tree_spec

Category: Digital Implementation

By Andrea Spiezia
•
updated over 7 years ago by sakhriah

2 replies • 16519 views
Discussion

Placing of physical design into another physical design in innovus

Category: Digital Implementation

By sreejisg
•
started over 7 years ago

0 replies • 14720 views
Discussion

Best strategy to avoid incremental delay for long - coupled paths

Category: Digital Implementation

By Andrea Spiezia
•
started over 7 years ago

0 replies • 1426 views
Discussion

WARN: (IMPOPT-6253): Wires for the net xxx have not been cut and moved to net yyy, because the added instance cannot drive all the necessary sink terms if the mentioned nets reuse the original routing.

Category: Digital Implementation

By Andrea Spiezia
•
started over 7 years ago

0 replies • 14501 views
Discussion

what's "enable_domain_name_check" for Genus

Category: Digital Implementation

By QingYang0704
•
started over 7 years ago

0 replies • 535 views
Discussion

Systemverilog interfaces over hierarchical boundaries

Category: Digital Implementation

By pvuc
•
started over 7 years ago

0 replies • 16671 views
Discussion

Reasons for remaining drv violations: Could not be fixed because there is no usable buffer or delay cell for buffering

Category: Digital Implementation

By Andrea Spiezia
•
started over 7 years ago

0 replies • 16736 views
Discussion

Encounter Test: switch from command line mode to GUI

Category: Digital Implementation

By vbandaaru
•
started over 7 years ago

0 replies • 15430 views
Discussion

Innovus: getting area value of a sub module from the hierarchy

Category: Digital Implementation

By Edouardfr
•
started over 7 years ago

0 replies • 17468 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.