Digital Implementation

Latest Posts

Discussion

samenet spacing violations

Category: Digital Implementation

By Priyatham

$usertype
•
updated over 11 years ago by Kari

4 replies • 15041 views
Discussion

UltraSim simulation issue for Power-up Rush Current Analysis with Power Gate(Switch)

Category: Digital Implementation

By fieldy

$usertype
•
updated over 11 years ago by Kari

1 replies • 1062 views
Discussion

LVS Fails, after P&R extra pins in layout

Category: Digital Implementation

By PatriciaG

$usertype
•
updated over 11 years ago by Kari

5 replies • 3644 views
Discussion

Timing analysis in EDI

Category: Digital Implementation

By HARI PRASAD K

$usertype
•
started over 11 years ago

0 replies • 13649 views
Discussion

NRDB-669 Warning

Category: Digital Implementation

By Roberto Numony

$usertype
•
updated over 11 years ago by ravi ki

2 replies • 13552 views
Discussion

Having trouble reconciling the LEF Tech file with the PDK tech file

Category: Digital Implementation

By FormerMember

$usertype
•
started over 11 years ago

0 replies • 1841 views
Discussion

relxpert vth degradation

Category: Digital Implementation

By Shiny

$usertype
•
started over 11 years ago

0 replies • 13128 views
Discussion

hold fixing in scan chains

Category: Digital Implementation

By chris06

$usertype
•
started over 11 years ago

0 replies • 14461 views
Discussion

EDI Placement Density Screens Honored after Optimization?

Category: Digital Implementation

By Aram Shahinyan

$usertype
•
updated over 11 years ago by Aram Shahinyan

2 replies • 13880 views
Discussion

Power Analysis EPS vs. EDI

Category: Digital Implementation

By marten

$usertype
•
started over 11 years ago

0 replies • 13655 views
Discussion

Cannot find output terms for clock synthesis

Category: Digital Implementation

By FMRLI

$usertype
•
updated over 11 years ago by wally1

3 replies • 13853 views
Discussion

Pads on 3D IC

Category: Digital Implementation

By Costero

$usertype
•
started over 11 years ago

0 replies • 13110 views
Discussion

Parasitic Extraction including floating stripes on top metal layer

Category: Digital Implementation

By salmancmosis

$usertype
•
started over 11 years ago

0 replies • 13188 views
Discussion

Litho physical analyser is used to reduce variations in 90 nm and below. What exactly is a hotspot in the context of LPA ?

Category: Digital Implementation

By GayathriJ

$usertype
•
started over 11 years ago

0 replies • 12998 views
Discussion

ELC cannot run db_spice

Category: Digital Implementation

By great ljx

$usertype
•
updated over 11 years ago by Khenglish

1 replies • 13325 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.