• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    [Q] Edit Rules for SoC Encounter Stream-out Layer Map

    Category: Digital Implementation

    By M Refaat

    •

    updated over 11 years ago by Kari

    1 replies • 15315 views
  • Discussion

    Missing VDD and VSS Connections in SoC Encounter Layout

    Category: Digital Implementation

    By PrasannaPC

    •

    updated over 11 years ago by Kari

    1 replies • 16356 views
  • Discussion

    Multiple MinArea, No-Grid and Spacing Errors

    Category: Digital Implementation

    By Kabal

    •

    updated over 11 years ago by Kari

    1 replies • 14926 views
  • Discussion

    How to design CHIPEDGE using encounter

    Category: Digital Implementation

    By ada86831

    •

    updated over 11 years ago by Kari

    5 replies • 17974 views
  • Discussion

    Blockage of Cell Error

    Category: Digital Implementation

    By Kabal

    •

    updated over 11 years ago by Kari

    2 replies • 16757 views
  • Discussion

    set_multicycle_path regarding

    Category: Digital Implementation

    By vimalraj

    •

    updated over 11 years ago by Kari

    1 replies • 15564 views
  • Discussion

    Encounter final layout export to Cadence Virtuoso

    Category: Digital Implementation

    By Kabal

    •

    updated over 11 years ago by Kari

    4 replies • 17758 views
  • Discussion

    samenet spacing violations

    Category: Digital Implementation

    By Priyatham

    •

    updated over 11 years ago by Kari

    4 replies • 16980 views
  • Discussion

    UltraSim simulation issue for Power-up Rush Current Analysis with Power Gate(Switch)

    Category: Digital Implementation

    By fieldy

    •

    updated over 11 years ago by Kari

    1 replies • 1394 views
  • Discussion

    LVS Fails, after P&R extra pins in layout

    Category: Digital Implementation

    By PatriciaG

    •

    updated over 11 years ago by Kari

    5 replies • 5110 views
  • Discussion

    Timing analysis in EDI

    Category: Digital Implementation

    By HARI PRASAD K

    •

    started over 11 years ago

    0 replies • 14996 views
  • Discussion

    NRDB-669 Warning

    Category: Digital Implementation

    By Roberto Numony

    •

    updated over 12 years ago by ravi ki

    2 replies • 15062 views
  • Discussion

    Having trouble reconciling the LEF Tech file with the PDK tech file

    Category: Digital Implementation

    By FormerMember

    •

    started over 12 years ago

    0 replies • 2258 views
  • Discussion

    relxpert vth degradation

    Category: Digital Implementation

    By Shiny

    •

    started over 12 years ago

    0 replies • 14471 views
  • Discussion

    hold fixing in scan chains

    Category: Digital Implementation

    By chris06

    •

    started over 12 years ago

    0 replies • 16066 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information