Digital Implementation

Latest Posts

Discussion

NSMetal violation

Category: Digital Implementation

By rick137

$usertype
•
started over 1 year ago

0 replies • 4354 views
Discussion

Bit order after flatten_complex_ports

Category: Digital Implementation

By Michael11

$usertype
•
started over 1 year ago

0 replies • 4264 views
Discussion

Failed to synthesis RISCY core on genus legacy.

Category: Digital Implementation

By Amal K

$usertype
•
updated over 1 year ago by RolfA

3 replies • 6123 views
Discussion

Mapping 18nm tech file

Category: Digital Implementation

By Mukesh Babu

$usertype
•
started over 1 year ago

0 replies • 4462 views
Discussion

Xtensa EXTMEMATTRIBUTES

Category: Digital Implementation

By ciapata

$usertype
•
started over 1 year ago

0 replies • 4289 views
Discussion

Change mode of oa_update_mode from false to true

Category: Digital Implementation

By Matilde

$usertype
•
updated over 1 year ago by spojer

1 replies • 5161 views
Discussion

How do I load HMF in innovus?

Category: Digital Implementation

By kshah

$usertype
•
updated over 1 year ago by spojer

1 replies • 4999 views
Discussion

setExtractRCMode command not found with "innovus -stylus" option, but is available if "innovus" is run

Category: Digital Implementation

By bong95

$usertype
•
updated over 1 year ago by bong95

3 replies • 2626 views
Discussion

DECAP cells in GPDK45nm

Category: Digital Implementation

By Rajat123

$usertype
•
started over 1 year ago

0 replies • 4385 views
Discussion

Regarding Floorplan DEF flow

Category: Digital Implementation

By anyoumus

$usertype
•
updated over 1 year ago by richyoung

1 replies • 5338 views
Discussion

clock gating coverage and asserted

Category: Digital Implementation

By anyoumus

$usertype
•
updated over 1 year ago by anyoumus

5 replies • 6937 views
Discussion

genus low

Category: Digital Implementation

By anyoumus

$usertype
•
started over 1 year ago

0 replies • 4530 views
Discussion

To deal with the cell pin overlap with the PG mesh.

Category: Digital Implementation

By PacificFeng

$usertype
•
started over 1 year ago

0 replies • 4660 views
Discussion

Regarding floorplan design

Category: Digital Implementation

By anyoumus

$usertype
•
updated over 1 year ago by anyoumus

6 replies • 7530 views
Discussion

How to make sure Genus does not insert buffers with on/off VDD in a signal's network?

Category: Digital Implementation

By 2tojohny

$usertype
•
started over 1 year ago

0 replies • 799 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.