Digital Implementation

Latest Posts

Discussion

Genus crash- generate_ilm

Category: Digital Implementation

By Mekk
•
started over 2 years ago

0 replies • 1231 views
Discussion

write placement blockage around cell

Category: Digital Implementation

By zehtr
•
updated over 2 years ago by DimoM

1 replies • 7316 views
Discussion

Stylus Flowtool Logfiles/History

Category: Digital Implementation

By Allingki91
•
started over 2 years ago

0 replies • 1491 views
Discussion

find cells in row next to all same

Category: Digital Implementation

By zehtr
•
started over 2 years ago

0 replies • 6281 views
Discussion

VOLTUS_RAIL-4084: Hierarchy PGV cell has a misformatted connection because of an extra delimeter ":'

Category: Digital Implementation

By gops
•
started over 2 years ago

0 replies • 775 views
Discussion

How do I exclude specific cells of the library?

Category: Digital Implementation

By rangas
•
started over 2 years ago

0 replies • 6714 views
Discussion

Power estimation of combinational logic design in Genus

Category: Digital Implementation

By SaranyaBalan
•
started over 2 years ago

0 replies • 6996 views
Discussion

The .def file after placement stage

Category: Digital Implementation

By PacificFeng
•
started over 2 years ago

0 replies • 6784 views
Discussion

innovus placement related issue

Category: Digital Implementation

By PacificFeng
•
updated over 2 years ago by PacificFeng

2 replies • 8815 views
Discussion

AI affects

Category: Digital Implementation

By Andrew018
•
started over 2 years ago

0 replies • 6310 views
Discussion

Verilog netlist to Schematics

Category: Digital Implementation

By Anas2023a95
•
updated over 2 years ago by Andrew018

1 replies • 10604 views
Discussion

Using the generic PDK with Genus

Category: Digital Implementation

By peck
•
started over 2 years ago

0 replies • 8291 views
Discussion

*** CRASHED *** [signal 11] Segmentation fault (core dumped) invoking tempus

Category: Digital Implementation

By Neubee
•
started over 2 years ago

0 replies • 7395 views
Discussion

Large difference between post-route and signoff timing despite up-to-date RC scaling factors

Category: Digital Implementation

By Domi Hammerfall
•
updated over 2 years ago by Domi Hammerfall

2 replies • 11241 views
Discussion

Xtensa TIE documentation

Category: Digital Implementation

By ciapata
•
started over 2 years ago

0 replies • 7849 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.