• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Generating Code Coverage for SV Verification Environmen...

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 64
  • Views 15281
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Generating Code Coverage for SV Verification Environment

archive
archive over 18 years ago

Hi,

How to calculate Code Coverage for a System Verilog Verification Environment?

At present, i am not using a DUT. I am taking two instances of my Verfn. Environment for verification.

I am able to generate functional coverage data but for code coverage how should i proceed??

Can i have a specific flow to generate and calculate code coverage for the Environment w/o DUT.




Regards

Jagvin

 


Originally posted in cdnusers.org by jagvinder
  • Cancel
  • archive
    archive over 18 years ago

    Do you have a class based TB or module based? If it is module based, I would imagine ncelab -coverage would work. If it is class based then I don't believe Code Coverage is the right technique for it - though I do see a value for it in driver/checker/monitor. Perhaps tools require additional support to do that.

    Cheers
    Ajeetha, CVC
    www.noveldv.com


    Originally posted in cdnusers.org by ajeetha
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hi Jagvin.

    Can you see if this thread answers your question?
    http://www.cdnusers.org/Forums/tabid/52/forumid/66/postid/4642/view/topic/Default.aspx

    If not, maybe you can be a bit more specific about what you're trying to do.
    Normally you can treat the TB as the "DUT" for coverage purposes, so you can do code coverage for static structures like modules.

    Steve.


    Originally posted in cdnusers.org by stephenh
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hi Ajeetha,

    I have a module based environment. I have tried few steps given in NCSIM user guide and ICCR guide for code coverage.

    But still, i am unable to generate cov_work directory and the files for code coverage.

    Can u please let me know which steps i shold take for this. I mean i have a "top", so to calculate its code coverage should i proceed with (1) Compilation (2) Elaboration (3) Simulation

    What different commands i can use to create cov_work and code coverage files.

    Thanx

    Regards

    Jagvinder





    Originally posted in cdnusers.org by jagvinder
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hi Ajeetha & Steve,

    Thanks a lot.
    The command "ncelan -coverage " worked.

    Actually i had to use -cov58 as i am using IUS 6.1.

    I used the command "ncelab -cov58 -coverage all " and it created coverage database for all the coverages after simulation.


    Thanx once again.

    Regards

    Jagvinder


    Originally posted in cdnusers.org by jagvinder
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information