• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    SC-SV-Verilog interface

    Category: Functional Verification

    By archive

    $usertype

    •

    started over 18 years ago

    0 replies • 13454 views
  • Discussion

    SC and SV co-simulation in IUS?

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    3 replies • 15227 views
  • Discussion

    Reg : problem with reg declaration in IUS58

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    4 replies • 15068 views
  • Discussion

    printf in IUS6.01

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    6 replies • 16387 views
  • Discussion

    forall and endpoint/ended

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 1186 views
  • Discussion

    Please update IPCM website

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    2 replies • 14175 views
  • Discussion

    BFM written in class has to interface with phy signals

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    16 replies • 24626 views
  • Discussion

    file I/O

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 1075 views
  • Discussion

    generic task for hdl node force/release in system verilog

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 2962 views
  • Discussion

    waveform dump problem using SystemVerilog

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    6 replies • 20043 views
  • Discussion

    c routines used in specman

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 13870 views
  • Discussion

    Wand Wires to be driven by Program Block and Module block

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    10 replies • 18873 views
  • Discussion

    CDNLive! 2007: What will YOU be looking out for?

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    3 replies • 14459 views
  • Discussion

    Replication Patterns

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    6 replies • 16448 views
  • Discussion

    problem:: Functional coverage analysis

    Category: Functional Verification

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 13903 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information