• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    .tcl file

    Category: Functional Verification

    By vlsiproject

    $usertype

    •

    updated over 14 years ago by imagesensor123

    1 replies • 15375 views
  • Discussion

    Expression coverage understanding

    Category: Functional Verification

    By Prachi1

    $usertype

    •

    updated over 14 years ago by Prachi1

    2 replies • 18294 views
  • Discussion

    Module coverage lower than instance coverage

    Category: Functional Verification

    By dmorri12

    $usertype

    •

    started over 14 years ago

    0 replies • 13623 views
  • Discussion

    ncprotect -> VCS

    Category: Functional Verification

    By tonydjrx

    $usertype

    •

    started over 14 years ago

    0 replies • 2626 views
  • Discussion

    What is the correct syntax for forcing signal in a Verilog testbench

    Category: Functional Verification

    By Blaise70

    $usertype

    •

    updated over 14 years ago by Blaise70

    6 replies • 38120 views
  • Discussion

    using an event inside a TCM

    Category: Functional Verification

    By LATHEESH

    $usertype

    •

    updated over 14 years ago by LATHEESH

    2 replies • 13976 views
  • Discussion

    vhpi start-of-restart callback

    Category: Functional Verification

    By RonCash

    $usertype

    •

    started over 14 years ago

    0 replies • 13539 views
  • Discussion

    Parameterized Coverage...HOW?

    Category: Functional Verification

    By tooniz

    $usertype

    •

    updated over 14 years ago by tpylant

    2 replies • 14285 views
  • Discussion

    How to set NoTimingCheck on a single instance in NC-Verilog

    Category: Functional Verification

    By bgpradeep

    $usertype

    •

    started over 14 years ago

    0 replies • 14107 views
  • Discussion

    Ncverilog: Is there a predefined `define containing IUS version number/string?

    Category: Functional Verification

    By cubicle82

    $usertype

    •

    updated over 14 years ago by StephenH

    3 replies • 2451 views
  • Discussion

    Enterprise Manager tutorial

    Category: Functional Verification

    By perfectus

    $usertype

    •

    updated over 14 years ago by verify fast

    7 replies • 16314 views
  • Discussion

    do ()

    Category: Functional Verification

    By golson

    $usertype

    •

    updated over 14 years ago by StephenH

    1 replies • 13431 views
  • Discussion

    get_enclosing_unit

    Category: Functional Verification

    By golson

    $usertype

    •

    updated over 14 years ago by golson

    2 replies • 14077 views
  • Discussion

    compilation error while doing specman+modelsim

    Category: Functional Verification

    By nishvlsi

    $usertype

    •

    started over 14 years ago

    0 replies • 735 views
  • Discussion

    cross coverage between different vr_ad registers

    Category: Functional Verification

    By lakku

    $usertype

    •

    updated over 14 years ago by lakku

    2 replies • 14048 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information