Functional Verification

Latest Posts

Discussion

DRM job removed. Job 2751721[3] removed by DRM. DRM Job status: TERMINATED Debug aids: Job output:

Category: Functional Verification

By Rolly

$usertype
•
started over 3 years ago

0 replies • 1067 views
Discussion

Xcelium PCIONC error on parameterized harness inout

Category: Functional Verification

By bdiz

$usertype
•
updated over 3 years ago by bdiz

2 replies • 15128 views
Discussion

"Direction" of EEnet connection points?

Category: Functional Verification

By DanHerbison

$usertype
•
updated over 3 years ago by drdanmc

1 replies • 2494 views
Discussion

Significance of virtual reset and port association with reset

Category: Functional Verification

By Advait

$usertype
•
started over 3 years ago

0 replies • 9027 views
Discussion

Different result with vmanager and standalone simulation, with same seed

Category: Functional Verification

By djdjuric

$usertype
•
updated over 3 years ago by StephenH

7 replies • 13806 views
Discussion

Indago waveform is not showing after Design reload

Category: Functional Verification

By Abhishek Jaiswal

$usertype
•
updated over 3 years ago by dfhe

1 replies • 10986 views
Discussion

xrun cannot initialize values

Category: Functional Verification

By quantumion

$usertype
•
updated over 3 years ago by Hugdfig

3 replies • 13514 views
Discussion

error happen when using Debugging UVM with simvision

Category: Functional Verification

By galenxiao

$usertype
•
updated over 3 years ago by galenxiao

2 replies • 12116 views
Discussion

different results from formal verification and simulation

Category: Functional Verification

By anshchawla

$usertype
•
updated over 3 years ago by anshchawla

1 replies • 10536 views
Discussion

report unused verilog packages

Category: Functional Verification

By Max Bjurling

$usertype
•
updated over 3 years ago by Max Bjurling

4 replies • 13049 views
Discussion

vManager Failing due to BDARGF and WKUNLK error codes

Category: Functional Verification

By SVEngineer

$usertype
•
started over 3 years ago

0 replies • 9919 views
Discussion

Regression with Vmanager

Category: Functional Verification

By Senemilk

$usertype
•
updated over 3 years ago by Senemilk

2 replies • 13601 views
Discussion

code coverage block analysis

Category: Functional Verification

By Mahesht6

$usertype
•
updated over 3 years ago by samiirlore

1 replies • 11564 views
Discussion

Why xrun timescale does not comply with SV-2012 spec?

Category: Functional Verification

By galenxiao

$usertype
•
updated over 3 years ago by galenxiao

3 replies • 14077 views
Discussion

Using the objection mechanism

Category: Functional Verification

By Nir Z

$usertype
•
updated over 3 years ago by StephenH

3 replies • 11031 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.