• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Conformal LEC error

    Category: Logic Design

    By Varun M J Varun M J

    •

    started over 5 years ago

    0 replies • 14460 views
  • Discussion

    The CCD tools errors out when trying to set attributes "Unknown Command set_attribute"

    Category: Logic Design

    By Kapil Nagdive Kapil Nagdive

    •

    started over 5 years ago

    0 replies • 3041 views
  • Discussion

    Specifying VT Ratio in Joules

    Category: Logic Design

    By badeni badeni

    •

    started over 5 years ago

    0 replies • 14927 views
  • Discussion

    Slow performance with SimVision GUI

    Category: Logic Design

    By imcostanzo imcostanzo

    •

    started over 5 years ago

    0 replies • 16085 views
  • Discussion

    Adding clock to CDC tool which is not a primary input but internal to design.

    Category: Logic Design

    By vaizguy vaizguy

    •

    updated over 5 years ago by peterkn

    2 replies • 15691 views
  • Discussion

    Allegro System Architect 17.2 Project Settings not Opening

    Category: Logic Design

    By akmo25 akmo25

    •

    started over 5 years ago

    0 replies • 15038 views
  • Discussion

    About SDC file

    Category: Logic Design

    By LiGer LiGer

    •

    started over 5 years ago

    0 replies • 14931 views
  • Discussion

    About SDF file

    Category: Logic Design

    By LiGer LiGer

    •

    started over 5 years ago

    0 replies • 15648 views
  • Discussion

    map_to_mux

    Category: Logic Design

    By Abhayk Abhayk

    •

    started over 5 years ago

    0 replies • 15120 views
  • Discussion

    About SDF file after synthesis in Genus Tool

    Category: Logic Design

    By LiGer LiGer

    •

    started over 5 years ago

    0 replies • 15700 views
  • Discussion

    Simvision

    Category: Logic Design

    By FNaqvi FNaqvi

    •

    started over 5 years ago

    0 replies • 14642 views
  • Discussion

    How to dump waveform, fsdb in SimVision?

    Category: Logic Design

    By achang achang

    •

    started over 5 years ago

    0 replies • 21648 views
  • Discussion

    GENUS can't handle parameterized ports?

    Category: Logic Design

    By GGobieski GGobieski

    •

    started over 5 years ago

    0 replies • 2504 views
  • Discussion

    genus include `define file

    Category: Logic Design

    By saw235 saw235

    •

    updated over 5 years ago by saw235

    2 replies • 19081 views
  • Discussion

    allegro 16.6 pcb export parameters error

    Category: Logic Design

    By solutions solutions

    •

    started over 5 years ago

    0 replies • 13364 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information