Logic Design

Latest Posts

Discussion

Logic Design Forum Posting Guidelines

Category: Logic Design

By tstark
•
started over 11 years ago

0 replies • 16372 views
Discussion

Ring oscillator separation gate delay and interconnect delay

Category: Logic Design

By SL202509028216
•
started 2 days ago

0 replies • 55 views
Discussion

Genus synthesis | SystemVerilog in-code attribute assignment

Category: Logic Design

By SA202508198026
•
started 15 days ago

0 replies • 244 views
Discussion

Reuse circuits

Category: Logic Design

By HSID
•
started 29 days ago

0 replies • 305 views
Discussion

Logic Gates Circuit -to- VHDL -to- IC ??

Category: Logic Design

By HA202505189520
•
started 3 months ago

0 replies • 376 views
Discussion

Clock as Data Constraints

Category: Logic Design

By correllj
•
started 3 months ago

0 replies • 1037 views
Discussion

signal (done) transition missing in (xcelium -simvision) during simulation but it is visible in xlinx vivado

Category: Logic Design

By RK202504233943
•
started 4 months ago

0 replies • 604 views
Discussion

regrading abnormal working of xcelium simulator during wavefrom simulation

Category: Logic Design

By RK202504233943
•
started 4 months ago

0 replies • 1319 views
Discussion

Using ChipWare (CW) Components in Quartus FPGA Builds?

Category: Logic Design

By SL202501311657
•
started 7 months ago

0 replies • 1755 views
Discussion

which tools support Linting for early stages of Digital Design flow?

Category: Logic Design

By TR20240805746
•
updated 9 months ago by ckomar

4 replies • 4435 views
Discussion

Asking for a software suggestion.

Category: Logic Design

By SJ202410152653
•
updated 9 months ago by Jesswade

1 replies • 2826 views
Discussion

ask some functions that we don't know if it exists

Category: Logic Design

By RONZYRR
•
started 11 months ago

0 replies • 700 views
Discussion

Unmapped points

Category: Logic Design

By GN20240831236
•
started 11 months ago

0 replies • 2889 views
Discussion

Want to use Transmission Gate in my design?

Category: Logic Design

By Rohit B
•
started over 1 year ago

0 replies • 3518 views
Discussion

removing cdn_loop_breakers from netlist

Category: Logic Design

By Ganga Vinod
•
started over 1 year ago

0 replies • 3439 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.