Logic Design

Latest Posts

Discussion

Clock gating cells constraints

Category: Logic Design

By archive

$usertype
•
started over 19 years ago

0 replies • 14497 views
Discussion

RTL compiler: Port names expansion of record types in vhdl synthesis

Category: Logic Design

By archive

$usertype
•
updated over 19 years ago by archive

2 replies • 15432 views
Discussion

How to get the latest information about Conformal?

Category: Logic Design

By archive

$usertype
•
started over 19 years ago

0 replies • 13377 views
Discussion

questions on custom digital IC design

Category: Logic Design

By archive

$usertype
•
started over 19 years ago

0 replies • 13649 views
Discussion

How FEV saved our STA

Category: Logic Design

By archive

$usertype
•
updated over 19 years ago by archive

2 replies • 14923 views
Discussion

CDNLive! papers/presentations - excerpts/pointers for FV topics

Category: Logic Design

By archive

$usertype
•
started over 19 years ago

0 replies • 826 views
Discussion

reading synthesized design

Category: Logic Design

By archive

$usertype
•
updated over 19 years ago by archive

3 replies • 15026 views
Discussion

RC compiler issue with vlog2001

Category: Logic Design

By archive

$usertype
•
updated over 19 years ago by archive

1 replies • 14024 views
Discussion

Reading Netlists with SEQGEN primitive

Category: Logic Design

By archive

$usertype
•
updated over 19 years ago by archive

2 replies • 16184 views
Discussion

timing reports in rc

Category: Logic Design

By archive

$usertype
•
updated over 19 years ago by archive

2 replies • 14235 views
Discussion

DC to RTL Compiler Equivalency Commands

Category: Logic Design

By archive

$usertype
•
updated over 19 years ago by archive

1 replies • 14274 views
Discussion

Share your learnings, paper reviews comments from CNDLive!

Category: Logic Design

By archive

$usertype
•
started over 19 years ago

0 replies • 13363 views
Discussion

NCELAB sdf-annotate warning W*,SDFNMX

Category: Logic Design

By archive

$usertype
•
updated over 19 years ago by archive

3 replies • 6206 views
Discussion

Are you coming to CDNLive

Category: Logic Design

By archive

$usertype
•
started over 19 years ago

0 replies • 13333 views
Discussion

CDNLive Silicon Valley 2006

Category: Logic Design

By archive

$usertype
•
started over 19 years ago

0 replies • 13326 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.