Logic Design

Latest Posts

Discussion

Conformal LEC error

Category: Logic Design

By Varun M J

$usertype
•
started over 5 years ago

0 replies • 15245 views
Discussion

The CCD tools errors out when trying to set attributes "Unknown Command set_attribute"

Category: Logic Design

By Kapil Nagdive

$usertype
•
started over 5 years ago

0 replies • 3217 views
Discussion

Specifying VT Ratio in Joules

Category: Logic Design

By badeni

$usertype
•
started over 5 years ago

0 replies • 15634 views
Discussion

Slow performance with SimVision GUI

Category: Logic Design

By imcostanzo

$usertype
•
started over 5 years ago

0 replies • 16883 views
Discussion

Adding clock to CDC tool which is not a primary input but internal to design.

Category: Logic Design

By vaizguy

$usertype
•
updated over 5 years ago by peterkn

2 replies • 16749 views
Discussion

Allegro System Architect 17.2 Project Settings not Opening

Category: Logic Design

By akmo25

$usertype
•
started over 5 years ago

0 replies • 15769 views
Discussion

About SDC file

Category: Logic Design

By LiGer

$usertype
•
started over 5 years ago

0 replies • 15655 views
Discussion

About SDF file

Category: Logic Design

By LiGer

$usertype
•
started over 5 years ago

0 replies • 16448 views
Discussion

map_to_mux

Category: Logic Design

By Abhayk

$usertype
•
started over 5 years ago

0 replies • 15909 views
Discussion

About SDF file after synthesis in Genus Tool

Category: Logic Design

By LiGer

$usertype
•
started over 5 years ago

0 replies • 16617 views
Discussion

Simvision

Category: Logic Design

By FNaqvi

$usertype
•
started over 5 years ago

0 replies • 15415 views
Discussion

How to dump waveform, fsdb in SimVision?

Category: Logic Design

By achang

$usertype
•
started over 5 years ago

0 replies • 22821 views
Discussion

GENUS can't handle parameterized ports?

Category: Logic Design

By GGobieski

$usertype
•
started over 5 years ago

0 replies • 2653 views
Discussion

genus include `define file

Category: Logic Design

By saw235

$usertype
•
updated over 6 years ago by saw235

2 replies • 20313 views
Discussion

allegro 16.6 pcb export parameters error

Category: Logic Design

By solutions

$usertype
•
started over 6 years ago

0 replies • 14073 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.