Mixed-Signal Design

Latest Posts

Discussion

Import Wavescan waveform (Spectre) in SimVision

Category: Mixed-Signal Design

By pyohayo

$usertype
•
updated over 6 years ago by pyohayo

6 replies • 19280 views
Discussion

Format of "VCD Info File"

Category: Mixed-Signal Design

By pyohayo

$usertype
•
updated over 6 years ago by pyohayo

16 replies • 30949 views
Discussion

Virtuoso not plotting digital signals in AMS simulation

Category: Mixed-Signal Design

By riahm

$usertype
•
started over 6 years ago

0 replies • 14465 views
Discussion

AMS simulation with digital simulator on top

Category: Mixed-Signal Design

By pvuc

$usertype
•
updated over 6 years ago by pvuc

2 replies • 15946 views
Discussion

PAM4 Signal using ahdllib or bmslib

Category: Mixed-Signal Design

By growingmind

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 18581 views
Discussion

Using AMS simulation final values as stimulus for RF circuit

Category: Mixed-Signal Design

By jslaton

$usertype
•
started over 6 years ago

0 replies • 13489 views
Discussion

Virtuoso ADEXL cluster(SGE) simulation

Category: Mixed-Signal Design

By riahm

$usertype
•
updated over 6 years ago by riahm

2 replies • 2574 views
Discussion

VHDL view to use in heirarchy editor

Category: Mixed-Signal Design

By riahm

$usertype
•
updated over 6 years ago by riahm

8 replies • 23833 views
Discussion

ncelab: *F,OSDINF: instance 'ABC@XYZ .I27' of design unit 'S2LINVV1D0H' is a leaf instance and is unresolved

Category: Mixed-Signal Design

By Nicolas Callens

$usertype
•
started over 6 years ago

0 replies • 3830 views
Discussion

GMRES solver could not converge to the desired tolerance. Please try to increase krylov_size Error while running Pnoise

Category: Mixed-Signal Design

By Munish86

$usertype
•
updated over 6 years ago by Munish86

4 replies • 17991 views
Discussion

Supply sensitive connect modules vs Dynamic connect modules

Category: Mixed-Signal Design

By sansh

$usertype
•
started over 6 years ago

0 replies • 15107 views
Discussion

how to add Verilog testbench for AMS simulation

Category: Mixed-Signal Design

By ntuzxy

$usertype
•
updated over 6 years ago by riahm

2 replies • 19434 views
Discussion

AMS simulation error reporting

Category: Mixed-Signal Design

By lanlin

$usertype
•
updated over 6 years ago by lanlin

8 replies • 19687 views
Discussion

I want to import with verilog in virtuoso(icfb)

Category: Mixed-Signal Design

By JOILEB

$usertype
•
updated over 6 years ago by Andrew Beckett

5 replies • 4842 views
Discussion

The veriloga code when simulted in cadence shows the following error though all the syntax and identifiers match the accellera. Thanks in advance.

Category: Mixed-Signal Design

By Avieee

$usertype
•
updated over 6 years ago by Avieee

4 replies • 15769 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.