• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
CDNS - double leaderboard script

Mixed-Signal Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Simulating *.vams generated from ADE-L in DoT flow

    Category: Mixed-Signal Design

    By aarthymani

    •

    updated over 7 years ago by aarthymani

    4 replies • 17647 views
  • Discussion

    Vector net cannot be connected to a Spice/Spectre instance by port name.

    Category: Mixed-Signal Design

    By FormerMember

    •

    updated over 7 years ago by Andrew Beckett

    7 replies • 8795 views
  • Discussion

    table_model multi-column data file

    Category: Mixed-Signal Design

    By olalivier

    •

    updated over 7 years ago by Andrew Beckett

    3 replies • 19127 views
  • Discussion

    LC VCO startup issue for different transient algorithms

    Category: Mixed-Signal Design

    By Cherag

    •

    updated over 7 years ago by Cherag

    2 replies • 17907 views
  • Discussion

    import spice model to one of the commercial OTA ICS

    Category: Mixed-Signal Design

    By nahlaelazab

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 16769 views
  • Discussion

    Fmax setting in nport cell of analogLib

    Category: Mixed-Signal Design

    By akshay91

    •

    updated over 8 years ago by Andrew Beckett

    3 replies • 17077 views
  • Discussion

    Schematic Extraction of Standard Cells of TSMC 40nm and AMS

    Category: Mixed-Signal Design

    By anurans

    •

    updated over 8 years ago by Saloni Chhabra

    1 replies • 17004 views
  • Discussion

    how to convert text string to integer in VerilogA?

    Category: Mixed-Signal Design

    By DavidLou

    •

    updated over 8 years ago by DavidLou

    12 replies • 27146 views
  • Discussion

    possible to instantiate Verilog module in VerilogA?

    Category: Mixed-Signal Design

    By DavidLou

    •

    updated over 8 years ago by DavidLou

    6 replies • 21872 views
  • Discussion

    Generating a spectre netlist(.scs) with a corner conditions in command line

    Category: Mixed-Signal Design

    By rotanudad

    •

    updated over 8 years ago by Andrew Beckett

    1 replies • 15737 views
  • Discussion

    Waveform Viewer selection in AMS Designer

    Category: Mixed-Signal Design

    By DavidLou

    •

    updated over 8 years ago by DavidLou

    10 replies • 24030 views
  • Discussion

    userdata file in Liberate

    Category: Mixed-Signal Design

    By anandmohan

    •

    updated over 8 years ago by anandmohan

    1 replies • 15152 views
  • Discussion

    Doubt reg a .lib file parameter

    Category: Mixed-Signal Design

    By anandmohan

    •

    updated over 8 years ago by Guangjun Cao

    3 replies • 16811 views
  • Discussion

    Error in Liberate on parsing extracted netlist

    Category: Mixed-Signal Design

    By anandmohan

    •

    started over 8 years ago

    0 replies • 14353 views
  • Discussion

    Error running Liberate_AMS

    Category: Mixed-Signal Design

    By anandmohan

    •

    updated over 8 years ago by anandmohan

    2 replies • 15155 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information