• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Email delivery broken?

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    2 replies • 12647 views
  • Discussion

    Setting accuracy to 0 results in no shape spacing

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 12281 views
  • Discussion

    masks on the SigWave

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 12514 views
  • Discussion

    Problems loading color palette

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 14248 views
  • Discussion

    Wrapping encrypted Hspice model

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    4 replies • 13878 views
  • Discussion

    Maximum number of nets in Allegro or APD

    Category: PCB Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12096 views
  • Discussion

    berkeley spice to dml

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 12626 views
  • Discussion

    Extra routing room by suppressing pads

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 13900 views
  • Discussion

    Shape Within A Shape

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    6 replies • 14762 views
  • Discussion

    slots in 15.2

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    7 replies • 15634 views
  • Discussion

    easy way to replace via in board file

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    9 replies • 19750 views
  • Discussion

    mask to mask DRC (stacked blind vias)

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 12589 views
  • Discussion

    How to delete the Textblock in Allegro

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    4 replies • 15695 views
  • Discussion

    global find $LOCATION

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 15354 views
  • Discussion

    testprep parameter question

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    8 replies • 15734 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information