• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
CDNS - double leaderboard script

RF Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Exporting Impedance data from Harmonic Balance after Loadpull analysis

    Category: RF Design

    By circuitking circuitking

    •

    started over 6 years ago

    0 replies • 13009 views
  • Discussion

    problem creating symbol of netlist subcircuit

    Category: RF Design

    By yefJ yefJ

    •

    updated over 6 years ago by yefJ

    9 replies • 26774 views
  • Discussion

    Phase Noise Analysis on a Gated Ring Oscillator

    Category: RF Design

    By bvanbockel bvanbockel

    •

    updated over 6 years ago by FormerMember

    1 replies • 14295 views
  • Discussion

    Validate idial inductor using Yparam expression

    Category: RF Design

    By yefJ yefJ

    •

    updated over 6 years ago by yefJ

    15 replies • 25096 views
  • Discussion

    ideal op amp comparator settings

    Category: RF Design

    By yefJ yefJ

    •

    updated over 6 years ago by Andrew Beckett

    8 replies • 29292 views
  • Discussion

    take a fixed step time

    Category: RF Design

    By kamel kamel

    •

    updated over 6 years ago by Andrew Beckett

    5 replies • 17243 views
  • Discussion

    Stability analysis of PLL

    Category: RF Design

    By SwapnaS SwapnaS

    •

    updated over 6 years ago by Andrew Beckett

    5 replies • 19190 views
  • Discussion

    Simultaneous Load-pull and source-pull simulation in cadence

    Category: RF Design

    By HamidR HamidR

    •

    updated over 6 years ago by circuitking

    3 replies • 18171 views
  • Discussion

    simulating node capacitance charging

    Category: RF Design

    By yefJ yefJ

    •

    updated over 6 years ago by yefJ

    7 replies • 21005 views
  • Discussion

    measuring node transient current

    Category: RF Design

    By yefJ yefJ

    •

    updated over 6 years ago by yefJ

    2 replies • 17160 views
  • Discussion

    VCO verilogA model not running PSS

    Category: RF Design

    By NikosNaskas NikosNaskas

    •

    updated over 6 years ago by Andrew Beckett

    2 replies • 16252 views
  • Discussion

    amplifier Assura LVS check problem

    Category: RF Design

    By yefJ yefJ

    •

    updated over 6 years ago by yefJ

    2 replies • 14403 views
  • Discussion

    PPV extraction through PSS simulation

    Category: RF Design

    By ybhuang ybhuang

    •

    updated over 6 years ago by ybhuang

    3 replies • 15011 views
  • Discussion

    Different simulation result from ADE L and ADE XL

    Category: RF Design

    By AtaV AtaV

    •

    updated over 6 years ago by FormerMember

    1 replies • 15662 views
  • Discussion

    path error connecting mixer to amplifier

    Category: RF Design

    By yefJ yefJ

    •

    updated over 6 years ago by yefJ

    2 replies • 14036 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information