• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
CDNS - double leaderboard script

RF Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Incorrect flicker noise model in some devices

    Category: RF Design

    By Frank Wiedmann

    •

    updated over 6 years ago by FormerMember

    1 replies • 15382 views
  • Discussion

    open loop closed loop link via STB loop gain

    Category: RF Design

    By robert 21

    •

    updated over 6 years ago by robert 21

    2 replies • 19065 views
  • Discussion

    Loop gain block for keeping DC

    Category: RF Design

    By robert 21

    •

    updated over 6 years ago by robert 21

    2 replies • 17380 views
  • Discussion

    Can i use variables in custom eye mask coordinates?

    Category: RF Design

    By amarkanteti

    •

    updated over 6 years ago by Andrew Beckett

    1 replies • 15357 views
  • Discussion

    Attach parameter value to exported S2P file name

    Category: RF Design

    By danco

    •

    updated over 6 years ago by danco

    2 replies • 16774 views
  • Discussion

    gm/id with modern cadence virtuoso

    Category: RF Design

    By robert 21

    •

    updated over 6 years ago by robert 21

    4 replies • 14195 views
  • Discussion

    Can't compile ahdlcmi library

    Category: RF Design

    By HaolinCong

    •

    updated over 6 years ago by Andrew Beckett

    2 replies • 2254 views
  • Discussion

    STB analysis of differential feedback amplifier

    Category: RF Design

    By robert 21

    •

    updated over 6 years ago by FormerMember

    8 replies • 33881 views
  • Discussion

    validating plot phase margin with STB simulation

    Category: RF Design

    By robert 21

    •

    updated over 6 years ago by robert 21

    9 replies • 27382 views
  • Discussion

    matching op capacitanances with impedance plot

    Category: RF Design

    By robert 21

    •

    updated over 6 years ago by FormerMember

    3 replies • 18353 views
  • Discussion

    PLL simulation error

    Category: RF Design

    By Firas Abdel Ghani

    •

    updated over 6 years ago by Andrew Beckett

    7 replies • 18764 views
  • Discussion

    transconductance frequency response problem

    Category: RF Design

    By robert 21

    •

    updated over 6 years ago by robert 21

    8 replies • 22485 views
  • Discussion

    single path idial current not floowing threw transistor

    Category: RF Design

    By robert 21

    •

    updated over 6 years ago by FormerMember

    6 replies • 18188 views
  • Discussion

    saturation state OP parameters dont match DC saturation formula

    Category: RF Design

    By robert 21

    •

    updated over 6 years ago by robert 21

    2 replies • 15818 views
  • Discussion

    The values of RD and RS in small-signal MOSFET model

    Category: RF Design

    By Hensin

    •

    updated over 6 years ago by Hensin

    2 replies • 19597 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information