RF Design

Latest Posts

Discussion

[Help]About the CMFB simulation.

Category: RF Design

By xxgenerall

$usertype
•
updated over 11 years ago by FormerMember

6 replies • 5207 views
Discussion

[Help] Errors exist in initialization of Verilog-A parameter arrays.

Category: RF Design

By xxgenerall

$usertype
•
updated over 11 years ago by xxgenerall

4 replies • 17874 views
Discussion

How to tell PSS to ignore a vpulse source

Category: RF Design

By RFStuff

$usertype
•
updated over 11 years ago by Andrew Beckett

2 replies • 15094 views
Discussion

RF power output stage cross-conduction with complimentary pairs

Category: RF Design

By akist

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 13853 views
Discussion

Phase Noise Simulations of Frequency Multipliers Using Jitter/Timedomain Noise

Category: RF Design

By dsawyer

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 2319 views
Discussion

Error while running simulation

Category: RF Design

By cha7os

$usertype
•
updated over 11 years ago by Andrew Beckett

2 replies • 14101 views
Discussion

Phase noise simulation

Category: RF Design

By lahsivece

$usertype
•
updated over 11 years ago by lahsivece

2 replies • 16508 views
Discussion

GPS antenna interference in middle of 4 other antennas

Category: RF Design

By ppeterson

$usertype
•
updated over 11 years ago by Andrew Beckett

1 replies • 14144 views
Discussion

Simulating Phase noise at specific points

Category: RF Design

By lahsivece

$usertype
•
updated over 11 years ago by lahsivece

2 replies • 14785 views
Discussion

Rigid branches error in post-layout with RCLK

Category: RF Design

By RAO VINAY

$usertype
•
updated over 11 years ago by Andrew Beckett

3 replies • 15163 views
Discussion

One testbench for PSS and Transient Simulation with different stimuli.

Category: RF Design

By Thomas T

$usertype
•
updated over 11 years ago by Andrew Beckett

2 replies • 16089 views
Discussion

Plotting the Phase Noise: *Error* quotient: can't handle (nil / 1.414214)

Category: RF Design

By Shaa

$usertype
•
updated over 11 years ago by Andrew Beckett

5 replies • 5291 views
Discussion

Assura LVS is negelecting shorted/opened device in the schematic

Category: RF Design

By RFStuff

$usertype
•
started over 11 years ago

0 replies • 530 views
Discussion

Parameter empty when using cds_srr function

Category: RF Design

By mhawary85

$usertype
•
updated over 11 years ago by Andrew Beckett

8 replies • 17024 views
Discussion

Sweeping emitter length at constant current density

Category: RF Design

By bimana

$usertype
•
started over 11 years ago

0 replies • 13343 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.