• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Video card problem with PCB Editor Locked

    13407 views
    2 replies
    Latest over 15 years ago
    by shangwu
  • Discussion

    How to associate symbols / footprints in standard libraries Locked

    18193 views
    9 replies
    Latest over 15 years ago
    by glias
  • Discussion

    Question on dynamic pours Locked

    12896 views
    2 replies
    Latest over 15 years ago
    by Nagaraj Shanmu
  • Discussion

    Cannot update NET_SPACING_TYPE Locked

    12604 views
    0 replies
    Started over 15 years ago
    by kulabong
  • Discussion

    one design spanning multiple boards Locked

    14720 views
    3 replies
    Latest over 15 years ago
    by mpfleger
  • Discussion

    How to get a pour to update the connections? Locked

    13012 views
    2 replies
    Latest over 15 years ago
    by kanonfodder
  • Discussion

    Move symbol/component to other layer Locked

    9235 views
    6 replies
    Latest over 15 years ago
    by Ejlersen
  • Discussion

    Is there a diff between 9.2 & 16.3 EDIF or MIN formats? Locked

    3802 views
    8 replies
    Latest over 15 years ago
    by Matty
  • Discussion

    Printing to PDF from Allegro Design Entry CIS Locked

    15939 views
    5 replies
    Latest over 15 years ago
    by Ejlersen
  • Discussion

    Request sucess story of Cadence SiP SI or good case.

    13412 views
    1 reply
    Latest over 15 years ago
    by TeamAllegro
  • Discussion

    Moderator - help! Locked

    702 views
    3 replies
    Latest over 15 years ago
    by archive
  • Discussion

    Problem with Constraints Locked

    12574 views
    0 replies
    Started over 15 years ago
    by Trivedi
  • Discussion

    Controlling Cadence Design files (.dra, .brd, .mcm, .sip) using MKS Locked

    14918 views
    2 replies
    Latest over 15 years ago
    by britinor
  • Discussion

    axlReplacePadstack axlReplacePadstack

    13966 views
    5 replies
    Latest over 15 years ago
    by Schendly
  • Discussion

    Problem generating netlist from capture for pcb editor Locked

    13084 views
    1 reply
    Latest over 15 years ago
    by oldmouldy
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information