• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    It's not too late to register for CDNLive!!!!

    Category: PCB Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 462 views
  • Discussion

    Allegro 15.7 Crashes when Using Parasitic

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    9 replies • 14992 views
  • Discussion

    Power Pin assignment in ORCAD

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    4 replies • 20236 views
  • Discussion

    TestPrep in 15.5.1

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 12441 views
  • Discussion

    How to delete a Void~

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 18406 views
  • Discussion

    ODB++ not generating

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    5 replies • 15595 views
  • Discussion

    Ultiboard translation

    Category: PCB Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12331 views
  • Discussion

    Creepage & clearance distances

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 7389 views
  • Discussion

    concept hdl

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 12675 views
  • Discussion

    Verilog Simulation in Board Flow for a FLAT schematic.

    Category: PCB Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12219 views
  • Discussion

    Publish PDF in 15.7 Design Entry

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 12675 views
  • Discussion

    BGA footprints for Xilinx FPGAs

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    2 replies • 14656 views
  • Discussion

    SPECCTRA: 10.2 -> 15.x any significant new features?

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    5 replies • 2109 views
  • Discussion

    Concept HDL Error

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    7 replies • 18757 views
  • Discussion

    Should I worry about die signal overshoot?

    Category: PCB Design

    By archive archive

    •

    updated over 19 years ago by archive

    10 replies • 16600 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information