• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    who does SI/PI simulations? the hw engineer or the layout designer?

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    7 replies • 4117 views
  • Discussion

    Length equalization

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    7 replies • 15829 views
  • Discussion

    Sigxp error wire number '71'

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 4593 views
  • Discussion

    moving mounting holes

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 13526 views
  • Discussion

    Plot file (pdf) with embedded text

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 13185 views
  • Discussion

    Concept-HDL Part manager columns

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12684 views
  • Discussion

    SIGNAL_MODEL parameter

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    5 replies • 14143 views
  • Discussion

    Extracting Multiple Nets from PCB Editor into SigXplorer

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    8 replies • 16450 views
  • Discussion

    CLine net change

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    7 replies • 23146 views
  • Discussion

    Title Blocks

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    3 replies • 14004 views
  • Discussion

    Problem with parallel port dongle for Allegro PCB Editor ( Version 15.5 )

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 13007 views
  • Discussion

    "Enable to complete ECO because of 0 errors"

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 5425 views
  • Discussion

    command window is not working correctly

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    2 replies • 13434 views
  • Discussion

    Concept HDL Bus connection

    Category: PCB Design

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12529 views
  • Discussion

    Error for generating netList

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    3 replies • 13556 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information