CommunityForums PCB Design Pulse and DE-HDL

Pulse and DE-HDL

CDNS Forum PCB Categories

Allegro PCB Editor and PCB SKILL

Capture CIS

IC Packaging and SiP Design

inspectAR

Pspice

System Capture

PCB Design Archive

Pulse and DE-HDL

Latest Posts

  • Create a new Post
  • Not Answered

    page locations in a matrix form

    Category: Pulse and DE-HDL

    By myil17 myil17

    •

    updated 14 days ago by myil17

    5 replies • 345 views
  • Not Answered

    pxl failed error

    Category: Pulse and DE-HDL

    By myil17 myil17

    •

    updated 21 days ago by myil17

    2 replies • 253 views
  • Not Answered

    flow manager save project issue

    Category: Pulse and DE-HDL

    By myil17 myil17

    •

    started 22 days ago

    0 replies • 204 views
  • Not Answered

    "Enable Hierarchical Variants" option is disabled Design Entry HDL

    Category: Pulse and DE-HDL

    By markyd markyd

    •

    started 1 month ago

    0 replies • 80 views
  • Not Answered

    Test point on nets within a hierarchical block that don't have a port in the symbol

    Category: Pulse and DE-HDL

    By markyd markyd

    •

    updated 1 month ago by markyd

    1 replies • 133 views
  • Not Answered

    global component change problem

    Category: Pulse and DE-HDL

    By myil17 myil17

    •

    updated 1 month ago by myil17

    4 replies • 674 views
  • Not Answered

    copy a schematic library

    Category: Pulse and DE-HDL

    By myil17 myil17

    •

    updated 1 month ago by srish09

    1 replies • 530 views
  • Not Answered

    making the same libraries

    Category: Pulse and DE-HDL

    By myil17 myil17

    •

    started 1 month ago

    0 replies • 489 views
  • Not Answered

    How are the CPM files modified by SPI?

    Category: Pulse and DE-HDL

    By tmd63 tmd63

    •

    started 3 months ago

    0 replies • 680 views
  • Not Answered

    Ref Des Format

    Category: Pulse and DE-HDL

    By Troy Wilson Troy Wilson

    •

    updated 6 months ago by Troy Wilson

    3 replies • 1799 views
  • Not Answered

    Allegro Project Manager

    Category: Pulse and DE-HDL

    By Mohsin Hayat Mohsin Hayat

    •

    updated 7 months ago by AvengerThanos

    3 replies • 10782 views
  • Not Answered

    Console command for Export Physical

    Category: Pulse and DE-HDL

    By sharx sharx

    •

    updated 11 months ago by sharx

    2 replies • 2421 views
  • Not Answered

    HDL Multi-section parts are not displaying properly. U1a, U1b etc not seen.

    Category: Pulse and DE-HDL

    By tmd63 tmd63

    •

    updated 11 months ago by tmd63

    3 replies • 2967 views
  • Not Answered

    Simplifying ratsnest to a connector or FPGA during routing and update the schematic. I shared a Skill script.

    Category: Pulse and DE-HDL

    By Robert Finley Robert Finley

    •

    updated over 1 year ago by RFinley

    6 replies • 3974 views
  • Not Answered

    Allegro 17.2 Desgin Entry HDL Error (SPCOCD-553)

    Category: Pulse and DE-HDL

    By Mohsin Hayat Mohsin Hayat

    •

    updated over 1 year ago by Mohsin Hayat

    2 replies • 10376 views
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.