• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      steve
      steve 25 Points
    • 3
      Robert Finley
      Robert Finley 20 Points
    • 3
      excellon1
      excellon1 20 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,631 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,188 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    CIS Related

    Category: PCB Design

    By Nampoothiri

    •

    updated over 15 years ago by steve

    1 replies • 13095 views
  • Discussion

    autorouter layer costs

    Category: PCB Design

    By sharted

    •

    updated over 15 years ago by oldmouldy

    1 replies • 13370 views
  • Discussion

    Allegro (16.0) autorouter and constraints

    Category: PCB Design

    By sharted

    •

    started over 15 years ago

    0 replies • 12767 views
  • Discussion

    Re-arranging the order of User Views in the Visibilty window

    Category: PCB Design

    By steveO

    •

    updated over 15 years ago by steveO

    4 replies • 13621 views
  • Discussion

    16.0 Autorouter ignoring constraints

    Category: PCB Design

    By sharted

    •

    updated over 15 years ago by sharted

    1 replies • 13139 views
  • Discussion

    [solved]noob question

    Category: PCB Design

    By sharted

    •

    updated over 15 years ago by sharted

    3 replies • 926 views
  • Discussion

    Design Entry HDL Skill: how do I check connected component pin

    Category: Allegro X PCB Editor

    By jcdoming

    •

    started over 15 years ago

    0 replies • 12992 views
  • Discussion

    Looping folders fail after x numbers of entries ???

    Category: Allegro X PCB Editor

    By Romme

    •

    updated over 15 years ago by Romme

    2 replies • 13132 views
  • Discussion

    Xnets access

    Category: Allegro X PCB Editor

    By chaplin

    •

    updated over 15 years ago by chaplin

    2 replies • 13156 views
  • Discussion

    updated OrCAD from 16.3S005 to 16.3S009

    Category: PCB Design

    By shangwu

    •

    updated over 15 years ago by shangwu

    2 replies • 13037 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information