• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      RJ202412171240
      RJ202412171240 25 Points
    • 3
      JL202601056745
      JL202601056745 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 5
      Gelzone
      Gelzone 11 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,828 Points
    • 2
      oldmouldy
      oldmouldy 11,045 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Command ID mapping

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 14173 views
  • Discussion

    Regarding Reference Designator / reuse / renumber /...

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    5 replies • 20845 views
  • Discussion

    Central library

    Category: PCB Design

    By archive

    •

    started over 17 years ago

    0 replies • 12931 views
  • Discussion

    via on bga pad, no drc showing

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 13754 views
  • Discussion

    SPB16 and Tech Files

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 13525 views
  • Discussion

    Bug with skill lists comparison

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 17 years ago by archive

    5 replies • 14792 views
  • Discussion

    Generating pick-n-place files

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    5 replies • 21977 views
  • Discussion

    adding components through a cnSKILL function

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 13518 views
  • Discussion

    DRC Error not Flagged

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    1 replies • 13461 views
  • Discussion

    Pin not numeric error

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    1 replies • 15024 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information