• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      excellon1
      excellon1 30 Points
    • 2
      steve
      steve 25 Points
    • 3
      Ejlersen
      Ejlersen 20 Points
    • 3
      Robert Finley
      Robert Finley 20 Points
    • 5
      HirokiJEM
      HirokiJEM 16 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Suggested Answer

    Net Group to Net Group spacing constraint.

    Category: Allegro X PCB Editor

    By Ram1234

    •

    updated over 1 year ago by Ram1234

    2 replies • 5323 views
  • Suggested Answer

    Crash upon "Create New Layout and Associate in Project"

    Category: Allegro X Capture CIS

    By harab

    •

    updated over 1 year ago by CadAP

    1 replies • 1751 views
  • Answered

    difference between IPC2581A , B , C and 1

    Category: Allegro X PCB Editor

    By Sumesh V

    •

    updated over 1 year ago by VVRD

    1 replies • 5424 views
  • Suggested Answer

    Adding Intersheet References with Hierarchical Ports or Design

    Category: Allegro X Capture CIS

    By CHBIO

    •

    updated over 1 year ago by rg13

    1 replies • 4282 views
  • Not Answered

    Constrain Manager: LayerSubTypes.xml could not be read

    Category: Allegro X PCB Editor

    By toldav

    •

    updated over 1 year ago by toldav

    8 replies • 8800 views
  • Not Answered

    allegro design entry cis 17.4 - export pdf issue

    Category: Allegro X Capture CIS

    By Rupesh M

    •

    updated over 1 year ago by Ulf K

    10 replies • 4674 views
  • Discussion

    General Considerations when routing DDR nets in high-speed design!

    Category: Allegro X PCB Editor

    By VVRD

    •

    started over 1 year ago

    0 replies • 4964 views
  • Suggested Answer

    TI components missing from PSPICE for TI

    Category: PSpice

    By PaulGro

    •

    updated over 1 year ago by MWMDMFB

    7 replies • 9124 views
  • Not Answered

    same pin number connected to more than one net for two identical hierarchal blocks.

    Category: Allegro X Capture CIS

    By danyavin

    •

    updated over 1 year ago by AyushD

    1 replies • 4266 views
  • Discussion

    Concept HDL SKILL Solution.

    Category: Design Entry HDL

    By ABIKRISHNA

    •

    updated over 1 year ago by ABIKRISHNA

    2 replies • 6318 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information