• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 65 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 3
      steve
      steve 40 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
    • 4
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Replacing Components in OrCad Capture CIS

    Category: PCB Design

    By Goblin60

    •

    updated over 14 years ago by AndyIQeye

    6 replies • 19248 views
  • Discussion

    Pspice Model Editor

    Category: PCB Design

    By VolkerD

    •

    updated over 14 years ago by VolkerD

    4 replies • 18649 views
  • Discussion

    Update Part-Library from schematic

    Category: PCB Design

    By VolkerD

    •

    started over 14 years ago

    0 replies • 13329 views
  • Discussion

    silicon nanowire transistor library file which can use oracd capture 10.5 or virtuoso

    Category: PCB Design

    By anitabhatt

    •

    started over 14 years ago

    0 replies • 12785 views
  • Discussion

    Vias Too Close To Pads Of The Same Net?, Why is it bad?

    Category: PCB Design

    By dcciie251

    •

    updated over 14 years ago by hpattie

    1 replies • 3467 views
  • Discussion

    .PRINT Command in Capture CIS 10.3

    Category: PCB Design

    By QuickerMan

    •

    updated over 14 years ago by QuickerMan

    2 replies • 13594 views
  • Discussion

    ORCAD CAPTURE_PROBLEM_WITH_WIN7

    Category: PCB Design

    By girish

    •

    updated over 14 years ago by girish

    2 replies • 13234 views
  • Discussion

    orcad V16.3 "user-created formatter" useing, NOT netlist create

    Category: PCB Design

    By min sook

    •

    started over 14 years ago

    0 replies • 295 views
  • Discussion

    Allegro 15.2 ODB++

    Category: PCB Design

    By archive

    •

    updated over 14 years ago by archive

    3 replies • 13615 views
  • Discussion

    How to retain the earlier placement, while importing netlist?

    Category: PCB Design

    By Raam

    •

    updated over 14 years ago by Raam

    5 replies • 14254 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information