• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 22 Points
    • 4
      BC202603263145
      BC202603263145 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Error while converting from Orcad layout to Allegro

    Category: PCB Design

    By Sarfudeen

    •

    updated over 16 years ago by Sarfudeen

    2 replies • 14263 views
  • Discussion

    Error creating netlist files

    Category: PCB Design

    By Aditiakula

    •

    updated over 16 years ago by C Shiva

    1 replies • 14277 views
  • Discussion

    Pad_Designer - Missing Begin Layer

    Category: PCB Design

    By Liana

    •

    updated over 16 years ago by Liana

    2 replies • 1080 views
  • Discussion

    Using different modules in a hierachical design?

    Category: PCB Design

    By mguettler

    •

    updated over 16 years ago by mguettler

    3 replies • 14212 views
  • Discussion

    Use Hspice engine under SigXplorer with devices.dml?

    Category: PCB Design

    By Fercar

    •

    updated over 16 years ago by ALLpdf

    1 replies • 14046 views
  • Discussion

    Scrip file Reading , Problems. (allegro 16.3)

    Category: PCB Design

    By min sook

    •

    started over 16 years ago

    0 replies • 13656 views
  • Discussion

    "pads_in" have a problem with the program (allegro v16.3)

    Category: PCB Design

    By min sook

    •

    started over 16 years ago

    0 replies • 307 views
  • Discussion

    Embedding Height Info in Symbols

    Category: PCB Design

    By Goblin59

    •

    updated over 16 years ago by Goblin59

    5 replies • 14821 views
  • Discussion

    getting netschedule type using skill?

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    updated over 16 years ago by leonlee

    2 replies • 14398 views
  • Discussion

    Is there a Layer name variable in Layout Plus?

    Category: PCB Design

    By vic1234

    •

    updated over 16 years ago by redwire

    1 replies • 13827 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information