• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      karthikeyank
      karthikeyank 20 Points
    • 3
      Zhifeng Jin
      Zhifeng Jin 15 Points
    • 4
      digital1
      digital1 11 Points
    • 4
      LogicNet
      LogicNet 11 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,473 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 4
      excellon1
      excellon1 4,103 Points
    • 5
      redwire
      redwire 4,093 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    "pads_in" have a problem with the program (allegro v16.3)

    Category: PCB Design

    By min sook

    •

    started over 16 years ago

    0 replies • 358 views
  • Discussion

    Embedding Height Info in Symbols

    Category: PCB Design

    By Goblin59

    •

    updated over 16 years ago by Goblin59

    5 replies • 15038 views
  • Discussion

    getting netschedule type using skill?

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    updated over 16 years ago by leonlee

    2 replies • 14576 views
  • Discussion

    Is there a Layer name variable in Layout Plus?

    Category: PCB Design

    By vic1234

    •

    updated over 16 years ago by redwire

    1 replies • 13919 views
  • Discussion

    How to delete a pin in a package symbol

    Category: PCB Design

    By kanonfodder

    •

    updated over 16 years ago by kanonfodder

    1 replies • 16142 views
  • Discussion

    Exporting .IDF files

    Category: PCB Design

    By Goblin59

    •

    updated over 16 years ago by Goblin59

    2 replies • 21777 views
  • Discussion

    Drill legend

    Category: PCB Design

    By Goblin59

    •

    updated over 16 years ago by Goblin59

    3 replies • 14947 views
  • Discussion

    How to delete Column of Grids in Form

    Category: Allegro X PCB Editor

    By leonlee

    •

    started over 16 years ago

    0 replies • 13932 views
  • Discussion

    Windows 7 another question

    Category: PCB Design

    By Wild

    •

    started over 16 years ago

    0 replies • 13439 views
  • Discussion

    Contact SAME NET DRC CHECK

    Category: PCB Design

    By DAWIN

    •

    started over 16 years ago

    0 replies • 13607 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information