• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      excellon1
      excellon1 35 Points
    • 3
      steve
      steve 25 Points
    • 4
      Ejlersen
      Ejlersen 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,863 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,641 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Artwork class/subclass setup

    Category: PCB Design

    By stellar

    •

    updated over 15 years ago by Ejlersen

    3 replies • 1926 views
  • Discussion

    netlist problem demo version 16.3 with windows7 64bit

    Category: PCB Design

    By Bertnl

    •

    updated over 15 years ago by oldmouldy

    1 replies • 13214 views
  • Discussion

    help on running Allegro simulation using IC IBIS model

    Category: PCB Design

    By EdwardHU

    •

    started over 15 years ago

    0 replies • 13143 views
  • Discussion

    Control the autorouting

    Category: PCB Design

    By Neha Anu

    •

    updated over 15 years ago by Neha Anu

    3 replies • 13135 views
  • Discussion

    Nets to Autoroute which have constraints

    Category: PCB Design

    By Neha Anu

    •

    started over 15 years ago

    0 replies • 12574 views
  • Discussion

    How to add constraint area in apd16.2?

    Category: Allegro X APD

    By Alice

    •

    updated over 15 years ago by frewahy

    5 replies • 15486 views
  • Discussion

    Drill hole and layer size mismatch

    Category: PCB Design

    By Sachin Tiwari

    •

    updated over 15 years ago by Sachin Tiwari

    2 replies • 14087 views
  • Discussion

    hierarchical design with use of other projects

    Category: PCB Design

    By Bertnl

    •

    started over 15 years ago

    0 replies • 12610 views
  • Discussion

    Finding a symbol in Editor

    Category: PCB Design

    By stellar

    •

    updated over 15 years ago by MAAC

    2 replies • 14249 views
  • Discussion

    Segment over void

    Category: PCB Design

    By Khurram

    •

    started over 15 years ago

    0 replies • 13381 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information