• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      excellon1
      excellon1 20 Points
    • 3
      HirokiJEM
      HirokiJEM 16 Points
    • 4
      kevcon
      kevcon 15 Points
    • 4
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,898 Points
    • 2
      oldmouldy
      oldmouldy 11,050 Points
    • 3
      eDave
      eDave 7,661 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Fillets between Shapes and pins(at termal relief contact)

    Category: PCB Design

    By Ineedhelp

    •

    updated over 16 years ago by steve

    1 replies • 769 views
  • Discussion

    Aspect ratio of Via

    Category: PCB Design

    By girish

    •

    updated over 16 years ago by girish

    2 replies • 13540 views
  • Discussion

    Filleting a line and an arc

    Category: PCB Design

    By ungas

    •

    started over 16 years ago

    0 replies • 12588 views
  • Discussion

    Opening old Orcad Schematic files

    Category: PCB Design

    By F1Jon

    •

    updated over 16 years ago by F1Jon

    2 replies • 16609 views
  • Discussion

    Extracting Global film filename affixes

    Category: Allegro X PCB Editor

    By bulldog

    •

    updated over 16 years ago by bulldog

    2 replies • 13428 views
  • Discussion

    Example for using cnRequestUserInput

    Category: Allegro X PCB Editor

    By Mashak

    •

    updated over 16 years ago by Mashak

    2 replies • 13203 views
  • Discussion

    how to set all spacing values in scset to the same value?

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    updated over 16 years ago by Ejlersen

    2 replies • 13426 views
  • Discussion

    how to add padstacks to a package design?

    Category: PCB Design

    By blackflowers

    •

    updated over 16 years ago by Rik Lee

    4 replies • 16678 views
  • Discussion

    Net list error

    Category: PCB Design

    By girish

    •

    updated over 16 years ago by oldmouldy

    4 replies • 14780 views
  • Discussion

    Adding Pin numbers to Resisitor and Caps

    Category: PCB Design

    By AnandS

    •

    updated over 16 years ago by oldmouldy

    1 replies • 12764 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information